Skip to content

Issues: lowRISC/opentitan

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

[doc,racl] RACL documentation Component:Doc Documentation issue IP:racl_ctrl
#26720 opened Mar 24, 2025 by davidschrammel
2 tasks
[sram_ctrl,dv] Verify error correction Component:DV DV issue: testbench, test case, etc. IP:sram_ctrl
#26695 opened Mar 21, 2025 by andreaskurth
[i2c,dv] SCL stretch cover sampling causes timeout Component:DV DV issue: testbench, test case, etc. IP:i2c
#26653 opened Mar 18, 2025 by marnovandermaas
[doc] Online documentation export issue Component:Doc Documentation issue
#26652 opened Mar 18, 2025 by rivos-eblot
[jtag] Avoid power button press
#26644 opened Mar 17, 2025 by jesultra
[ac_range_check,dv] Split check_access Component:DV DV issue: testbench, test case, etc. IP:ac_range_check
#26635 opened Mar 14, 2025 by martin-velay
[topgen] Incorporate template parameters defined in .tpldesc.hjson Component:Tooling Issues related to tooling, e.g. tools/scripts for doc, code generation (docgen, reggen), CSR
#26553 opened Mar 7, 2025 by andreaskurth
[rom_ext] Clear sealing kmac key before jumping to OwnerSW SW:ROM_EXT ROM_EXT related issues
#26531 opened Mar 6, 2025 by sasdf
[dv] Change TLUL references to Address and Data channels into A and D Component:DV DV issue: testbench, test case, etc.
#26519 opened Mar 5, 2025 by martin-velay
ProTip! Add no:assignee to see everything that’s not assigned.