Skip to content

Issues: calyxir/calyx

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
150 Open 686 Closed
150 Open 686 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[fud] Simplify and centralize fud configuration for Xilinx tools C: FPGA Changes for the FPGA backend C: fud Calyx Driver S: Available Can be worked upon
#856 opened Jan 6, 2022 by sampsyo
Reducing control fan-out C: Calyx Extension or change to the Calyx IL S: Available Can be worked upon
#382 opened Feb 1, 2021 by rachitnigam Quality of Results
5
Rename output ports on div_pipes. C: Library Calyx's standard library S: Available Can be worked upon
#489 opened Apr 18, 2021 by cgyurgyik
Testing the Relay frontend against a developed infrastructure. C: Relay Relay-to-FuTIL compiler
#494 opened Apr 27, 2021 by cgyurgyik
1
4
exp operator producing negative values when x is a large negative number. S: Available Can be worked upon
#505 opened May 8, 2021 by cgyurgyik
5
resource-sharing: Sharing generates invalid verilog C: Calyx Extension or change to the Calyx IL S: Available Can be worked upon Type: Bug Bug in the implementation
#532 opened Jun 8, 2021 by rachitnigam
5
tdcc: Invalid code generated when done depends on input signal Type: Bug Bug in the implementation
#621 opened Aug 2, 2021 by rachitnigam
1
11
tdcc: Incorrect early transitions in presence of par C: Calyx Extension or change to the Calyx IL S: Available Can be worked upon Type: Bug Bug in the implementation
#662 opened Sep 10, 2021 by rachitnigam
1
4
[fud] Uniquely named stages C: fud Calyx Driver S: Needs Triage Issue needs some thinking
#751 opened Oct 27, 2021 by rachitnigam
[library] Remove blocking statements. C: Library Calyx's standard library good first issue Good issue to start contributing on Calyx S: Available Can be worked upon
#754 opened Oct 28, 2021 by cgyurgyik
2
Add icarus-verilog to test suite. C: Calyx Extension or change to the Calyx IL S: Available Can be worked upon
#755 opened Oct 28, 2021 by cgyurgyik
8
register-unsharing: check if it works with combinational groups and ports used in conditions C: Calyx Extension or change to the Calyx IL S: Needs Triage Issue needs some thinking
#831 opened Dec 25, 2021 by rachitnigam
Unstable reads S: Available Can be worked upon Type: Paper cut Spurious or confusing errors Type: Pass Proposal to implement a pass
#304 opened Dec 10, 2020 by rachitnigam
1
Parameterize systolic generator to use different PE C: Systolic Array Systolic array generator S: Available Can be worked upon
#836 opened Dec 27, 2021 by rachitnigam
1
Parallel assignment asserts do not work with icarus verilog S: Needs Triage Issue needs some thinking
#859 opened Jan 7, 2022 by rachitnigam
2
[IR] done condition should not be an assignment C: Internal Changes to compiler internals S: Available Can be worked upon
#864 opened Jan 11, 2022 by rachitnigam
1
3
[fud] State/stage conflation confuses implied state detection C: fud Calyx Driver S: Available Can be worked upon
#867 opened Jan 13, 2022 by rachitnigam
1
comb-localize: Inlining combinational continuous assignments into groups C: calyx-opt Optimization or analysis pass S: Available Can be worked upon
#870 opened Jan 13, 2022 by rachitnigam
Xilinx toolchain C: FPGA Changes for the FPGA backend C: fud Calyx Driver Type: Tracker Track various tasks
#876 opened Jan 15, 2022 by sampsyo
5 of 8 tasks
5
Proposal: Remove multi-dimensional memories from core primitives C: Library Calyx's standard library S: Available Can be worked upon
#907 opened Feb 10, 2022 by rachitnigam
8
Pipeline multiply and other primitives C: Library Calyx's standard library S: Needs Triage Issue needs some thinking
#928 opened Feb 21, 2022 by mikeurbach
3
-d <alias> disables all instances of the pass invocation C: Calyx Extension or change to the Calyx IL S: Needs Triage Issue needs some thinking
#985 opened Apr 25, 2022 by rachitnigam
1
Invoke in presence of multiple go done signals C: Calyx Extension or change to the Calyx IL S: Discussion needed Issues blocked on discussion
#986 opened Apr 25, 2022 by rachitnigam
2
[docs] Extend language tutorial to demonstrate invoke statements C: Docs Documentation to add/improve S: Available Can be worked upon
#988 opened Apr 26, 2022 by rachitnigam
1
Fud2 config path cannot handle ~ as alias for home
#2428 opened Mar 7, 2025 by AyanaAlemayehu
ProTip! Updated in the last three days: updated:>2025-03-06.