Popular repositories Loading

1. Computer-Network-Communication-System Computer-Network-Communication-System Public

   Python

2. FIR-Filter-for-High-Speed-Decimation FIR-Filter-for-High-Speed-Decimation Public

   32-tap parallel FIR decimation filter implemented in Verilog RTL for FPGA-based digital signal processing.

   Verilog

3. FPGA-IMAGE-PROCESSING-GAUSSIAN-FILTER FPGA-IMAGE-PROCESSING-GAUSSIAN-FILTER Public

   The project is about creating a image processing gaussian filter architercture for fpga.

   Python