Skip to content

Issues: calyxir/calyx

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
8 Open 14 Closed
8 Open 14 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[YXI] YXI Generated AXI Wrapper Only Works With Memories of Width 32b AMC Needed for Andrew's memory compiler
#2291 opened Sep 26, 2024 by andrewb1999
[YXI] YXI AXI Wrapper Does Not Copy Over Components Other Than Main AMC Needed for Andrew's memory compiler Type: Bug Bug in the implementation
#2290 opened Sep 26, 2024 by andrewb1999
cell-share Needs a Timing-Based Heuristic or Cost Model AMC Needed for Andrew's memory compiler C: calyx-opt Optimization or analysis pass
#2021 opened Apr 24, 2024 by andrewb1999
1
Do a Better Job At Removing Default Zero Assignments AMC Needed for Andrew's memory compiler
#2011 opened Apr 22, 2024 by andrewb1999
Calyx does not correctly support zero bit values AMC Needed for Andrew's memory compiler S: Discussion needed Issues blocked on discussion
#1866 opened Jan 23, 2024 by andrewb1999
6
Run CIRCT Integration Tests in CI AMC Needed for Andrew's memory compiler C: CIRCT Changes for the CIRCT backend
#1608 opened Jul 16, 2023 by andrewb1999
7
Issues with the AXI implementation C: FPGA Changes for the FPGA backend Type: Tracker Track various tasks
#1071 opened Jul 1, 2022 by andrewb1999
7
[fud] xclbin stage should use Xilinx paths, etc., from the configuration rather than hard-coding them C: FPGA Changes for the FPGA backend C: fud Calyx Driver S: Available Can be worked upon
#1037 opened Jun 14, 2022 by andrewb1999
4
ProTip! Mix and match filters to narrow down what you’re looking for.