Pinned Loading

1. 100DaysOfRTL 100DaysOfRTL Public

   A Personal hobby project to learn digital design and Verilog

   SystemVerilog 3

2. SOC_PHYDESIGN_FLOW SOC_PHYDESIGN_FLOW Public

   A Repository for documenting the Workshop "Soc Design and Planning" by VSD in collaboration with NASSCOM and MeitY

3. RISC_V_Learnings RISC_V_Learnings Public

   A hobby repo for documenting my RISC-V learning progress

4. PowerSys_24 PowerSys_24 Public

   EE-18611 Laboratory Matlab files