WIP

xtensor-stack · Jan 15, 2025 · 6bad43f · 6bad43f
1 parent 68cd020
commit 6bad43f
Showing 1 changed file with 3 additions and 3 deletions.
diff --git a/include/xsimd/types/xsimd_rvv_register.hpp b/include/xsimd/types/xsimd_rvv_register.hpp
@@ -147,21 +147,21 @@ namespace xsimd
             rvv_type_info<int16_t, rvv_width_m1 * 1>::bitcast<__rvv_uint8m1_t>(
                 __rvv_uint8m1_t x) noexcept
             {
-                return __riscv_vreinterpret_i16m1(x);
+                return __riscv_vreinterpret_i16m1(__riscv_vreinterpret_u16m1(x));
             }
             template <>
             XSIMD_INLINE rvv_type_info<int32_t, rvv_width_m1 * 1>::type
             rvv_type_info<int32_t, rvv_width_m1 * 1>::bitcast<__rvv_uint8m1_t>(
                 __rvv_uint8m1_t x) noexcept
             {
-                return __riscv_vreinterpret_i32m1(x);
+                return __riscv_vreinterpret_i32m1(__riscv_vreinterpret_u32m1(x));
             }
             template <>
             XSIMD_INLINE rvv_type_info<int64_t, rvv_width_m1 * 1>::type
             rvv_type_info<int64_t, rvv_width_m1 * 1>::bitcast<__rvv_uint8m1_t>(
                 __rvv_uint8m1_t x) noexcept
             {
-                return __riscv_vreinterpret_i64m1(x);
+                return __riscv_vreinterpret_i64m1(__riscv_vreinterpret_u64m1(x));
             }
             template <>
             XSIMD_INLINE rvv_type_info<uint16_t, rvv_width_m1 * 1>::type