Reverted: reject invalid high-density routing output by ShiboSoftwareDev · Pull Request #1982 · tscircuit/tscircuit-autorouter

ShiboSoftwareDev · 2026-08-07T17:21:24Z

Status: reverted

This fix has been fully reverted because it changed dataset 18 samples 6, 14, and 15 and dataset 24 sample 2 from routed outputs into solver failures. The project preference is to improve routability and DRC without turning benchmark samples into failures.

The current head has the exact same Git tree as reproduction base PR #1981:

the invalid-output fallback is restored;
the Tiny Hypergraph hard-rejection pin is removed;
the failure assertions and resulting snapshot changes are reverted.

The reproduction remains useful evidence, but this fail-loud approach should not be merged.

Revalidation

Hosted benchmarks were run sequentially with --concurrency 1 and a 2,000-second sample timeout. All eight selected samples solved and none timed out.

Sample	Status	Time	Literal DRC
18/2	solved	342.4s	4
18/6	solved	912.0s	103
18/13	solved	382.4s	91
18/14	solved	766.1s	92
18/15	solved	839.0s	62
24/2	solved	803.0s	73
24/5	solved	246.6s	3
24/7	solved	89.5s	7

The selected-sample DRC total is 435, compared with 505 in #1941. Because this PR's tree is identical to its reproduction base, that retained improvement belongs to the existing/base routing state, not to the reverted fail-loud patch.

dataset 18: run 31223379911
dataset 24: run 31226579463
final five-shard tests: run 31223352740

vercel · 2026-08-07T17:21:30Z

The latest updates on your projects. Learn more about Vercel for GitHub.

Project	Deployment	Actions	Updated (UTC)
capacity-node-autorouter	Ready	Preview	Aug 7, 2026 10:19pm

tscircuitbot · 2026-08-07T17:21:33Z

Benchmark This PR

Run benchmarks by commenting on this PR:

/benchmark [benchmark.sh args...]
/benchmark-long [benchmark.sh args...]
/benchmark-all

Comment /benchmark to run the default dataset, or append any arguments accepted by ./benchmark.sh.
Comment /benchmark-long for an 8-vCPU run that defaults to 8 workers and has an eight-hour timeout.
Comment exactly /benchmark-all to start separate workflow runs and result comments for the default dataset plus srj18, srj19, srj20, srj21, and srj23.

Everything after /benchmark or /benchmark-long is safely forwarded to ./benchmark.sh, except --profile-solvers, which enables profile comparison tables.
Examples: /benchmark --dataset 18 --sample-timeout 2000s, /benchmark --pipeline 7 --scenario-limit 20, /benchmark all 20 --concurrency 8, and /benchmark-long --dataset 18.

Use /update-snapshots (or /us) to run BUN_UPDATE_SNAPSHOTS=1 bun test --timeout 120_000 on the PR branch and auto-commit snapshot updates.
Use /usf to read recent failed test files, update and verify their exact CI test shards, and auto-commit only their snapshots. It uses the configured fast benchmark runner by default; use /usf --ubuntu-latest for GitHub-hosted x64 CI parity.

Any PR whose title contains [BENCHMARK TEST] will automatically run one default-dataset benchmark on PR updates; it does not post a PR result comment.

ShiboSoftwareDev · 2026-08-07T17:22:00Z

/benchmark-long --dataset 18 --sample-numbers 2,6,13,14,15 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T17:22:47Z

18 Results

Previous main run

Dataset: srj18
Scenarios: 16
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	68.8% (🕒31.3%)	25.0% (🕒31.3%)	5/16	108.8s	328.2s	174.64

Previous main run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error
Pipeline7	1	Solved	201	78.7s	Passed
Pipeline7	2	Timeout		360.0s	Failed	Timeout `Timed out after 360.0s Last progress: pipelineIterations=2675156, pipelineProgress=0%`
Pipeline7	3	Solved	81	46.3s	Failed
Pipeline7	4	Solved	152	108.8s	Failed
Pipeline7	5	Solved	159	67.6s	Passed
Pipeline7	6	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2436391, phaseIterations=405305, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	7	Solved	235	146.4s	Failed
Pipeline7	8	Solved	301	299.2s	Failed
Pipeline7	9	Solved	120	99.0s	Failed
Pipeline7	10	Solved	176	144.4s	Passed
Pipeline7	11	Solved	190	128.7s	Passed
Pipeline7	12	Timeout		360.0s	Failed	MultipleHighDensityRouteStitchSolver3 `Phase: highDensityStitchSolver Timed out after 360.0s Last progress: phase=highDensityStitchSolver, solver=MultipleHighDensityRouteStitchSolver3, pipelineIterations=2253812, phaseIterations=1208, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	13	Solved	192	357.2s	Failed
Pipeline7	14	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2385554, phaseIterations=368585, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	15	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2418370, phaseIterations=386767, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	16	Solved	114	87.8s	Failed

Dataset: srj18
Scenarios: 5
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	20.0%	0.0%	0/5	352.4s	352.4s	459.00

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error	Delta
Pipeline7	2	Solved	459	352.4s	Failed		Improved
Pipeline7	6	Failed		735.5s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 34 nodes, topology_merge_5555,topology_merge_5309,topology_merge_5303,topology_merge_5150,topology_merge_5074. err0: Could not route high-density node "topology_merge_5555": single-layer port order requires routes to cross.`
Pipeline7	13	Failed		301.9s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 1 nodes, cmn_579. err0: Could not route high-density node "cmn_579": single-layer port order requires routes to cross.`	Regressed
Pipeline7	14	Failed		650.2s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 11 nodes, topology_merge_2190,topology_merge_2057,topology_merge_1950,obstacle-pcb_component_77-pcb_component_77:33.1525:-1.786:0.2:0.2:bottom-3-33.1525--1.786,topology_merge_1840. err0: Could not route high-density node "topology_merge_2190": single-layer port order requires routes to cross.`
Pipeline7	15	Failed		657.3s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 11 nodes, cmn_1133,topology_merge_1549,cmn_1074,topology_merge_1373,topology_merge_1320. err0: Could not route high-density node "cmn_1133": single-layer port order requires routes to cross.`

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31201987988

ShiboSoftwareDev · 2026-08-07T19:11:51Z

/benchmark-long --dataset 18 --sample-numbers 2,6,13,14,15 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T19:12:29Z

18 Results

Previous main run

Dataset: srj18
Scenarios: 16
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	56.3% (🕒43.8%)	25.0% (🕒43.8%)	7/16	115.2s	178.6s	158.67

Previous main run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error
Pipeline7	1	Solved	201	93.2s	Passed
Pipeline7	2	Timeout		360.0s	Failed	GlobalDrcBranchPortfolioSolver `Phase: exactGeometryDrcForceImproveSolver Timed out after 360.0s Last progress: phase=exactGeometryDrcForceImproveSolver, solver=GlobalDrcBranchPortfolioSolver, pipelineIterations=2675081, phaseIterations=9, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	3	Solved	81	55.5s	Failed
Pipeline7	4	Solved	152	133.9s	Failed
Pipeline7	5	Solved	159	78.6s	Passed
Pipeline7	6	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2321374, phaseIterations=290288, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	7	Solved	235	182.6s	Failed
Pipeline7	8	Timeout		360.0s	Failed	GlobalDrcBranchPortfolioSolver `Phase: exactGeometryDrcForceImproveSolver Timed out after 360.0s Last progress: phase=exactGeometryDrcForceImproveSolver, solver=GlobalDrcBranchPortfolioSolver, pipelineIterations=1974314, phaseIterations=66, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	9	Solved	120	115.2s	Failed
Pipeline7	10	Solved	176	152.7s	Passed
Pipeline7	11	Solved	190	172.6s	Passed
Pipeline7	12	Timeout		360.0s	Failed	MultipleHighDensityRouteStitchSolver3 `Phase: highDensityStitchSolver Timed out after 360.0s Last progress: phase=highDensityStitchSolver, solver=MultipleHighDensityRouteStitchSolver3, pipelineIterations=2253802, phaseIterations=1198, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	13	Timeout		360.0s	Failed	TraceSimplificationSolver `Phase: traceSimplificationSolver Timed out after 360.0s Last progress: phase=traceSimplificationSolver, solver=TraceSimplificationSolver, pipelineIterations=2783905, phaseIterations=4152, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	14	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2397499, phaseIterations=380530, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	15	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2310343, phaseIterations=278740, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	16	Solved	114	101.1s	Failed

Dataset: srj18
Scenarios: 5
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	40.0%	0.0%	0/5	365.8s	376.1s	325.50

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error	Delta
Pipeline7	2	Solved	459	354.4s	Failed		Improved
Pipeline7	6	Failed		724.4s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 34 nodes, topology_merge_5555,topology_merge_5309,topology_merge_5303,topology_merge_5150,topology_merge_5074. err0: Could not route high-density node "topology_merge_5555": single-layer port order requires routes to cross.`
Pipeline7	13	Solved	192	377.2s	Failed		Improved
Pipeline7	14	Failed		631.7s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 9 nodes, topology_merge_2190,topology_merge_2057,topology_merge_1950,topology_merge_1840,topology_merge_1478. err0: Could not route high-density node "topology_merge_2190": single-layer port order requires routes to cross.`
Pipeline7	15	Failed		681.5s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Failed to solve 8 nodes, topology_merge_1549,topology_merge_1373,topology_merge_1320,topology_merge_1225,topology_merge_1221. err0: Could not route high-density node "topology_merge_1549": single-layer port order requires routes to cross.`

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31210422190

ShiboSoftwareDev · 2026-08-07T20:07:14Z

/benchmark-long --dataset 18 --sample-numbers 2,6,13,14,15 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T20:07:50Z

18 Results

Previous main run

Dataset: srj18
Scenarios: 16
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	56.3% (🕒43.8%)	25.0% (🕒43.8%)	7/16	115.2s	178.6s	158.67

Previous main run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error
Pipeline7	1	Solved	201	93.2s	Passed
Pipeline7	2	Timeout		360.0s	Failed	GlobalDrcBranchPortfolioSolver `Phase: exactGeometryDrcForceImproveSolver Timed out after 360.0s Last progress: phase=exactGeometryDrcForceImproveSolver, solver=GlobalDrcBranchPortfolioSolver, pipelineIterations=2675081, phaseIterations=9, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	3	Solved	81	55.5s	Failed
Pipeline7	4	Solved	152	133.9s	Failed
Pipeline7	5	Solved	159	78.6s	Passed
Pipeline7	6	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2321374, phaseIterations=290288, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	7	Solved	235	182.6s	Failed
Pipeline7	8	Timeout		360.0s	Failed	GlobalDrcBranchPortfolioSolver `Phase: exactGeometryDrcForceImproveSolver Timed out after 360.0s Last progress: phase=exactGeometryDrcForceImproveSolver, solver=GlobalDrcBranchPortfolioSolver, pipelineIterations=1974314, phaseIterations=66, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	9	Solved	120	115.2s	Failed
Pipeline7	10	Solved	176	152.7s	Passed
Pipeline7	11	Solved	190	172.6s	Passed
Pipeline7	12	Timeout		360.0s	Failed	MultipleHighDensityRouteStitchSolver3 `Phase: highDensityStitchSolver Timed out after 360.0s Last progress: phase=highDensityStitchSolver, solver=MultipleHighDensityRouteStitchSolver3, pipelineIterations=2253802, phaseIterations=1198, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	13	Timeout		360.0s	Failed	TraceSimplificationSolver `Phase: traceSimplificationSolver Timed out after 360.0s Last progress: phase=traceSimplificationSolver, solver=TraceSimplificationSolver, pipelineIterations=2783905, phaseIterations=4152, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	14	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2397499, phaseIterations=380530, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	15	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2310343, phaseIterations=278740, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	16	Solved	114	101.1s	Failed

Dataset: srj18
Scenarios: 5
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	40.0%	0.0%	0/5	353.9s	365.8s	325.50

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error	Delta
Pipeline7	2	Solved	459	340.7s	Failed		Improved
Pipeline7	6	Failed		92.1s	Failed	TinyHypergraphPortPointPathingSolver `Phase: portPointPathingSolver SelectiveReripTinyHyperGraphSolverWithStableInitialAssignments ran out of iterations`
Pipeline7	13	Solved	192	367.1s	Failed		Improved
Pipeline7	14	Failed		217.9s	Failed	TinyHypergraphPortPointPathingSolver `Phase: portPointPathingSolver SelectiveReripTinyHyperGraphSolverWithStableInitialAssignments ran out of iterations`
Pipeline7	15	Failed		188.6s	Failed	TinyHypergraphPortPointPathingSolver `Phase: portPointPathingSolver SelectiveReripTinyHyperGraphSolverWithStableInitialAssignments ran out of iterations`

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31214484443

ShiboSoftwareDev · 2026-08-07T20:34:35Z

/benchmark-long --dataset 24 --sample-numbers 2,5,7 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T20:35:17Z

24 Results

Previous main run

No previous main run is available for srj24.

Dataset: srj24
Scenarios: 3
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	66.7%	0.0%	0/3	141.3s	201.8s	110.00

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error
Pipeline7	2	Failed		160.0s	Failed	TinyHypergraphPortPointPathingSolver `Phase: portPointPathingSolver SelectiveReripTinyHyperGraphSolverWithStableInitialAssignments ran out of iterations`
Pipeline7	5	Solved	104	208.5s	Failed
Pipeline7	7	Solved	116	74.2s	Failed

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31216487539

ShiboSoftwareDev · 2026-08-07T20:51:14Z

/usf

tscircuitbot · 2026-08-07T20:51:42Z

📸 Update Snapshots (focused)

⚠️ Snapshot updates were committed to a284659, but not all tests passed.
Snapshot update test exited with code 1.

Focused test files:

tests/bugs/bugreport23.test.ts
tests/features/pipeline7-dataset-srj18-sample006-selective-rerip.test.ts
tests/prefab-clad/prefab-clad01.test.ts
CI test shards: 1, 3, 5

Source failure run: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31216454289

Changed snapshots:

tests/bugs/__snapshots__/bugreport23.test.ts-portPointPathingSolver.snap.svg
tests/prefab-clad/__snapshots__/prefab-clad01.snap.svg

Environment: benchmark runner (ARM64), Bun 1.3.8

🔗 Workflow: View run

This reverts commit a284659.

This reverts commit 6589a95.

This reverts commit cbacd05.

This reverts commit 231acea.

This reverts commit 006c8e0.

This reverts commit 5f74ca5.

This reverts commit 0f6f6d8.

ShiboSoftwareDev · 2026-08-07T22:18:42Z

/benchmark --dataset 18 --sample-numbers 2,6,13,14,15 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T22:19:23Z

18 Results

Previous main run

Dataset: srj18
Scenarios: 16
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	68.8% (🕒31.3%)	25.0% (🕒31.3%)	5/16	110.1s	318.5s	174.64

Previous main run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Error
Pipeline7	1	Solved	201	82.8s	Passed
Pipeline7	2	Timeout		360.0s	Failed	GlobalDrcBranchPortfolioSolver `Phase: exactGeometryDrcForceImproveSolver Timed out after 360.0s Last progress: phase=exactGeometryDrcForceImproveSolver, solver=GlobalDrcBranchPortfolioSolver, pipelineIterations=2675143, phaseIterations=71, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	3	Solved	81	47.7s	Failed
Pipeline7	4	Solved	152	110.1s	Failed
Pipeline7	5	Solved	159	66.7s	Passed
Pipeline7	6	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2452401, phaseIterations=421315, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	7	Solved	235	144.7s	Failed
Pipeline7	8	Solved	301	287.4s	Failed
Pipeline7	9	Solved	120	96.0s	Failed
Pipeline7	10	Solved	176	139.6s	Passed
Pipeline7	11	Solved	190	129.9s	Passed
Pipeline7	12	Timeout		360.0s	Failed	MultipleHighDensityRouteStitchSolver3 `Phase: highDensityStitchSolver Timed out after 360.0s Last progress: phase=highDensityStitchSolver, solver=MultipleHighDensityRouteStitchSolver3, pipelineIterations=2253283, phaseIterations=679, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	13	Solved	192	349.6s	Failed
Pipeline7	14	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2394378, phaseIterations=377409, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	15	Timeout		360.0s	Failed	HighDensitySolver `Phase: highDensityRouteSolver Timed out after 360.0s Last progress: phase=highDensityRouteSolver, solver=HighDensitySolver, pipelineIterations=2474089, phaseIterations=442486, pipelineProgress=0%, phaseProgress=0%`
Pipeline7	16	Solved	114	87.0s	Failed

Dataset: srj18
Scenarios: 5
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	100.0%	0.0%	0/5	766.1s	897.4s	309.40

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC	Delta
Pipeline7	2	Solved	459	342.4s	Failed	Improved
Pipeline7	6	Solved	292	912.0s	Failed	Improved
Pipeline7	13	Solved	192	382.4s	Failed
Pipeline7	14	Solved	298	766.1s	Failed	Improved
Pipeline7	15	Solved	306	839.0s	Failed	Improved

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31223379911

ShiboSoftwareDev · 2026-08-07T23:15:36Z

/benchmark --dataset 24 --sample-numbers 2,5,7 --concurrency 1 --sample-timeout 2000s

tscircuitbot · 2026-08-07T23:16:17Z

24 Results

Previous main run

No previous main run is available for srj24.

Dataset: srj24
Scenarios: 3
Effort: 1x effort

Solver	Completed %	Relaxed DRC Pass %	Timed Out	P50 Time	P95 Time	Avg Via
Pipeline7	100.0%	0.0%	0/3	246.6s	747.3s	183.67

PR run details

Solver	Sample	Status	Via	Time	Relaxed DRC
Pipeline7	2	Solved	331	803.0s	Failed
Pipeline7	5	Solved	104	246.6s	Failed
Pipeline7	7	Solved	116	89.5s	Failed

Workflow: View run
Artifact: https://github.com/tscircuit/tscircuit-autorouter/actions/runs/31226579463

github-actions · 2026-08-11T02:15:08Z

This PR has been automatically marked as stale because it has had no recent activity. It will be closed if no further activity occurs.

github-actions · 2026-08-13T02:16:19Z

This PR was closed because it has been inactive for 1 day since being marked as stale.

Reject invalid high-density routing output

0f6f6d8

vercel Bot deployed to Preview August 7, 2026 17:21 View deployment

Ignore same-net intra-node crossings

5f74ca5

vercel Bot deployed to Preview August 7, 2026 19:12 View deployment

Pin hard-constraint routing fix

006c8e0

vercel Bot deployed to Preview August 7, 2026 20:07 View deployment

Restack Tiny fix on SVG reproduction

231acea

vercel Bot deployed to Preview August 7, 2026 20:12 View deployment

Use electrical nets for crossing invariants

cbacd05

vercel Bot deployed to Preview August 7, 2026 20:35 View deployment

Assert sample 6 rejects invalid pathing

6589a95

vercel Bot deployed to Preview August 7, 2026 20:51 View deployment

Update test snapshots

a284659

vercel Bot deployed to Preview August 7, 2026 21:53 View deployment

ShiboSoftwareDev added 4 commits August 8, 2026 00:17

Revert "Update test snapshots"

eba0323

This reverts commit a284659.

Revert "Assert sample 6 rejects invalid pathing"

dac380f

This reverts commit 6589a95.

Revert "Use electrical nets for crossing invariants"

fcf1d7c

This reverts commit cbacd05.

Revert "Restack Tiny fix on SVG reproduction"

5935476

This reverts commit 231acea.

ShiboSoftwareDev added 3 commits August 8, 2026 00:17

Revert "Pin hard-constraint routing fix"

07d7023

This reverts commit 006c8e0.

Revert "Ignore same-net intra-node crossings"

cd40910

This reverts commit 5f74ca5.

Revert "Reject invalid high-density routing output"

1c14ab5

This reverts commit 0f6f6d8.

vercel Bot deployed to Preview August 7, 2026 22:19 View deployment

ShiboSoftwareDev changed the title ~~Reject invalid high-density routing output~~ Reverted: reject invalid high-density routing output Aug 7, 2026

github-actions Bot added the no-pr-activity label Aug 11, 2026

github-actions Bot closed this Aug 13, 2026

Uh oh!

Conversation

ShiboSoftwareDev commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Status: reverted

Revalidation

Uh oh!

vercel Bot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

tscircuitbot commented Aug 7, 2026

Benchmark This PR

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

18 Results

Previous main run

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

18 Results

Previous main run

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

18 Results

Previous main run

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

24 Results

Previous main run

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

📸 Update Snapshots (focused)

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

18 Results

Previous main run

Uh oh!

ShiboSoftwareDev commented Aug 7, 2026

Uh oh!

tscircuitbot commented Aug 7, 2026 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

24 Results

Previous main run

Uh oh!

github-actions Bot commented Aug 11, 2026

Uh oh!

github-actions Bot commented Aug 13, 2026

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

3 participants

ShiboSoftwareDev commented Aug 7, 2026 •

edited

Loading

vercel Bot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading

tscircuitbot commented Aug 7, 2026 •

edited

Loading