Skip to content

[RVV] Add support for Ara vector processor #231

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
mp-17 wants to merge 17 commits into
base: main
Choose a base branch
from

ci: bump nonfree

e040b7b
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

[RVV] Add support for Ara vector processor #231

ci: bump nonfree
e040b7b
Select commit
Loading
Failed to load commit list.
GitHub Actions / verible-verilog-lint succeeded Jul 9, 2025 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions