WIP: zx/c910 preopen#190

Draft

Aquaticfuller wants to merge 55 commits intomainfrom

zx/c910_preopen

Commits on Nov 28, 2023

fpga: Reworked fully FPGA flow, added support and CI for VCU128, added Vivado IP simulation flow
CyrilKoe
committed

Commits on Nov 29, 2023

fpga: Removed a few phonies/variable defined targets
CyrilKoe
committed

Commits on Dec 13, 2023

put c910_axi_wrap from soc910 into cheshire_soc, passed compile
Aquaticfuller
committed
modify some files to clean up port width mismatch warnings
Aquaticfuller
committed
modify axi user length
Aquaticfuller
committed
temporarily remove the ci script
Aquaticfuller
committed
solve the namespace problem in c910 config
Aquaticfuller
committed
edit the system memory map configures
Aquaticfuller
committed
solve reset and boot address problem, now the core can start fetch from boot rom, but it jump back to addr 0 again
Aquaticfuller
committed
change some dependencies to verdor file for modification
Aquaticfuller
committed
change the mode of stream_arbiter in reg_mux from rr to prio to get correct order of return data from reg to axi
Aquaticfuller
committed
too avoid a assert failure
Aquaticfuller
committed
1.add riscv-tests and bootrom_for_test; 2.Find that because of the Cheshire's original bootrom didn't reset all registers(e.g. x2, x3), may cause c910 renaming unit bug; 3. After fix 2 by completin…
Aquaticfuller
committed
1.replaced the original CLINT of c910 by adding new ports to the c910’s top, to propagate the misp and mtip interrupt signals from CLINT to the core.
Aquaticfuller
committed
replace c910 internal plic with cheshire version, passed compile
Aquaticfuller
committed
start to add risc-v debug support in c910 core
Aquaticfuller
committed
run hello world on the merged version, worth noting that the devmode_i signal in i_llc_config_regfile need to be set to 0 or it will cause a error for accessing unmapped register
Aquaticfuller
committed
add c910 flag in xilinx.mk
Aquaticfuller
committed

Commits on Dec 20, 2023

Commits on Dec 29, 2023

Commits on Jan 8, 2024

Add multiple spike co-simulation support:
Aquaticfuller
committed

Commits on Jan 9, 2024

Commits on Jan 15, 2024

1.Update pulp_c910 dependency, fix the amo access fault and timer interrupt bug.
Aquaticfuller
committed

Commits on Mar 15, 2024

Enable the icacahe, dcache, data prefectch, branch prediction... hardware features. Add a ace_dummy_handler to handle ace req that needs a b resp
Aquaticfuller
committed

Commits on Mar 23, 2024

Commits on Mar 28, 2024

update bender dependency [pulp_c910] Another fix for r interleave: make sure only the not_full signal from the data entry with the same r id with the incoming r can affect the output ready signal.
Aquaticfuller
committed

Commits on Jun 1, 2024

Add support for asic flow
Aquaticfuller
committed

Commits on Jul 12, 2024

Update Bender dependencies:
Aquaticfuller
committed

Commits on Aug 14, 2024

Fix the bug of interrupt signals which prevents the Linux booting.
Aquaticfuller
committed

Commits on Nov 21, 2024

Commits on Feb 21, 2025

[Bump pulp_c910 dep] Fix 2 bugs in pulp_c910:
Aquaticfuller
committed

Commits on Feb 24, 2025

[Bump sw dep] Replace cva6-sdk with new c910-sdk.
Aquaticfuller
committed

Commits on Feb 25, 2025

Commits on Mar 14, 2025

clean up the vsim target script
Aquaticfuller
committed

Commits on Mar 17, 2025

Commits on Mar 24, 2025

Commits on Apr 28, 2025

Commits on May 21, 2025

1. Move the axi_burst_undec into the pulp-c910 IP, and remove the need to dedicate a SoC memory range for the c910 snoop evict request response.
Aquaticfuller
committed

Commits on Jun 2, 2025

[Bump hw dep] Update to the stable release of pulp-c910
Aquaticfuller
committed