Skip to content

About

HW/SW/SoC/HLS Design refrences

Resources

Stars

2 stars

Watchers

1 watching

Forks

Latest commit

 

History

19 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Xilinx FPGA reference designs

HW/SW/SoC/HLS Design refrences for

  • Vivado and HLS IP integration witn AXI-lite and DMA
  • PCIe End-Point reference design.

About

HW/SW/SoC/HLS Design refrences

Resources

Stars

2 stars

Watchers

1 watching

Forks

Releases

Packages

Used by

Contributors

Languages