Full documentation for the ALVEO Versal Example Design can be found at the following link: xilinx.github.io/AVED/
pc2/AVED
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Languages
- C 81.1%
- Tcl 12.0%
- VHDL 2.4%
- Verilog 1.3%
- Shell 1.0%
- Python 0.9%
- Other 1.3%