Skip to content
View nickg's full-sized avatar

Sponsors

@m42uko
@a-panella
@albydnc
@johonkanen
@augustofg
@bpadalino
@tmeissner
@amb5l
@cmarqu
@Blebowski

Block or report nickg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Bus bridges and other odds and ends

Verilog 576 112 Updated Apr 14, 2025

Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.

SystemVerilog 28 2 Updated Aug 9, 2024

Beautiful high-contrast emacs theme

Emacs Lisp 37 2 Updated Mar 2, 2025

Style definitions for nice terminal layouts 👄

Go 9,381 263 Updated Jul 21, 2025

A list of AI agents and robots to block.

Python 2,932 114 Updated Aug 1, 2025

GNU command line argument parser

Go 325 3 Updated Apr 30, 2025
C 7 4 Updated Apr 9, 2025

Isolated power supply project for ac in/ac out

VHDL 5 Updated Jul 26, 2025

👻 Ghostty is a fast, feature-rich, and cross-platform terminal emulator that uses platform-native UI and GPU acceleration.

Zig 33,783 978 Updated Aug 4, 2025

High performance UI layout library in C.

C 15,048 566 Updated Jul 15, 2025

Specification for the CXXRTL debug server protocol

Liquid 6 Updated Oct 9, 2024

nsync is a C library that exports various synchronization primitives, such as mutexes

C 1,187 89 Updated Apr 9, 2025

Build android apps without any java, entirely in C and Make

C 4,034 253 Updated Jul 10, 2025

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 594 108 Updated Aug 5, 2025

Experiments with Yosys cxxrtl backend

Verilog 49 3 Updated Jan 16, 2025

Test suite designed to check compliance with the SystemVerilog standard.

SystemVerilog 336 83 Updated Aug 4, 2025

80186 Implementation in VHDL

VHDL 6 1 Updated Aug 14, 2024

GitHub Action to install NVC VHDL simulator

TypeScript 4 1 Updated Jun 21, 2025

Tiny hash function in C

C 140 8 Updated Aug 12, 2024

Open Logic FPGA Standard Library

VHDL 716 80 Updated Aug 4, 2025

A tube guitar amplifier power supply VHDL project

VHDL 17 1 Updated Nov 14, 2024

Fast PlayStation 1 emulator for x86-64/AArch32/AArch64/RV64

C++ 8,875 805 Updated Aug 3, 2025

Use any web browser or WebView as GUI, with your preferred language in the backend and modern web technologies in the frontend, all in a lightweight portable library.

C 3,706 243 Updated Aug 5, 2025

SHA-1, SHA-256 and SHA-512 compression functions using Intel, ARMv8 and Power8 SHA intrinsics

C 213 41 Updated Feb 24, 2024

Monorepo for ESLint Stylistic plugins and configs

TypeScript 1,786 140 Updated Jul 24, 2025

A draggable and resizable grid layout with responsive breakpoints, for React.

JavaScript 21,400 2,664 Updated Jun 25, 2025

Postmortem debugging tools for MinGW.

C++ 296 57 Updated Aug 4, 2025

A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.

VHDL 49 33 Updated Oct 2, 2015

MEGA65 FPGA core

VHDL 267 92 Updated Jul 27, 2025

A unit testing framework for C

C 1,117 219 Updated Jul 12, 2024
Next
Showing results