|
21 | 21 | * Randomize the RANGE_PERM register and set the RANGE_PERM.enable bit to 1 |
22 | 22 | * Set RANGE_RACL_POLICY_SHADOWED.read_perm and |
23 | 23 | RANGE_RACL_POLICY_SHADOWED.write_perm to 0xFFFF (disables RACL checks) |
24 | | - - Perform random TLUL requests where at least 1 RACL role bit is set in the TLUL |
25 | | - user bit vector. |
| 24 | + - Perform random TLUL requests on the unfiltered interface (ctn_tl_h2d_i) and |
| 25 | + provide random TLUL responses on the filtered interface (ctn_filtered_tl_d2h_i). |
26 | 26 |
|
27 | 27 | Checking: |
28 | | - - If a request falls outside of any configured range, the request is denied and TLUL |
29 | | - error is returned. Read requests return all zero as data. |
30 | | - - If the request falls in any of the configured range, and the TLUL request matches |
31 | | - the (R/W/X) permissions of the configured range, the request should be allowed. |
32 | | - * Write transfer goes through |
33 | | - * Read and Execute request return the expected data |
| 28 | + - If a request falls outside of any enabled range: |
| 29 | + * The request should be denied and an error should be returned in the response on |
| 30 | + the unfiltered TLUL D channel (ctn_tl_d2h_o). |
| 31 | + * Read and Execute requests should return all zero as data on the unfiltered TLUL |
| 32 | + D channel (ctn_tl_d2h_o). |
| 33 | + - If the request falls into the address space of at least one enabled range, the |
| 34 | + request is allowed if and only if the permissions of that range allow it (e.g., if |
| 35 | + the access is a data read, the range needs to allow reads for the access to be |
| 36 | + allowed) and it does not fall into the address space of any other enabled range |
| 37 | + with lower index whose permissions deny the request. |
| 38 | + Allowed requests should propagate without modifications on the A channel, and the |
| 39 | + corresponding response should propagate unmodified on the D channel. |
34 | 40 | ''' |
35 | 41 | stage: V1 |
36 | 42 | tests: ["ac_range_check_smoke"] |
|
0 commit comments