Popular repositories Loading

1. Soft_Nexis_Projects Soft_Nexis_Projects Public

   Verilog

2. GCD_COMPUTATION GCD_COMPUTATION Public

   Verilog

3. MUL_DATAPATH MUL_DATAPATH Public

   Verilog

4. DVFT11 DVFT11 Public template

   Hands-on Design Verification — SystemVerilog testbenches, full UVM environment for APB Protocol, Python scripting, SVA assertions & functional coverage. Trained at ChipEdge using Synopsys VCS.

   SystemVerilog