Skip to content

fseidel/SHA-3_Accel

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

21 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This repository contains Ford Seidel and Adilet Segizekov's 18-743 project. We are attempting to construct a SHA-3 accelerator for a Zynq Board. The design will be implemented in Verilog and will interface with the Zynq's CPU over an AXI interface.

Block Diagram

About

18-743 Project

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published