Search results

misuse of short-circuit evaluation

Status: Open.

#17 In esynr3z/svjson;

· motchy869 opened on Dec 24, 2025

Open source tool support: verilator?

Status: Open.

#14 In esynr3z/svjson;

· BertVerrycken opened on Apr 22, 2025

Support configuring json_decoder::nesting_limit for user

Status: Open.

#11 In esynr3z/svjson;

· esynr3z opened on Jun 5, 2024

Add Verilog syntax highlighting to Antora

Status: Open.

#10 In esynr3z/svjson;

· esynr3z opened on Jun 5, 2024

Add more tests for json_enum and json_bits

Status: Open.

#9 In esynr3z/svjson;

· esynr3z opened on May 27, 2024

Setup auto-formatting

Status: Open.

#7 In esynr3z/svjson;

· esynr3z opened on May 25, 2024

Setup class reference manual generation

Status: Open.

#6 In esynr3z/svjson;

· esynr3z opened on May 18, 2024