- yosys: Synthesis tool
- nextpnr: Place & Routing tool
- fujprog: Flash bit stream to FPGA through JTAG
Use verilator to check syntax
$ make lintGenerate bit stream then flash to FPGA
$ make prog-
Notifications
You must be signed in to change notification settings - Fork 0
ericlin1231/example-open-source-FPGA-workflow
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published