Skip to content

Test for SVA empty match and followed-by operator #1145

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
11 changes: 11 additions & 0 deletions regression/ebmc-spot/sva-buechi/followed-by5.bdd.desc
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
KNOWNBUG
followed-by5.sv
--buechi --bdd
^\[main\.p0\] \(1 \[\*0\]\) #=# main\.x == 0: PROVED$
^\[main\.p1\] \(1 \[\*0\]\) #-# 1: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
Empty LHS sequences are not implemented.
11 changes: 11 additions & 0 deletions regression/ebmc-spot/sva-buechi/followed-by5.bmc.desc
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
KNOWNBUG
followed-by5.sv
--buechi --bound 2
^\[main\.p0\] \(1 \[\*0\]\) #=# main\.x == 0: PROVED$
^\[main\.p1\] \(1 \[\*0\]\) #-# 1: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
Empty LHS sequences are not implemented.
10 changes: 10 additions & 0 deletions regression/verilog/SVA/followed-by5.bdd.desc
Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@
CORE
followed-by5.sv
--bdd
^\[main\.p0\] \(1 \[\*0\]\) #=# main\.x == 0: PROVED$
^\[main\.p1\] \(1 \[\*0\]\) #-# 1: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
11 changes: 11 additions & 0 deletions regression/verilog/SVA/followed-by5.bmc.desc
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
KNOWNBUG
followed-by5.sv
--bound 2
^\[main\.p0\] \(1 \[\*0\]\) #=# main\.x == 0: PROVED$
^\[main\.p1\] \(1 \[\*0\]\) #-# 1: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
Empty LHS sequences are not implemented.
17 changes: 17 additions & 0 deletions regression/verilog/SVA/followed-by5.sv
Original file line number Diff line number Diff line change
@@ -0,0 +1,17 @@
module main(input clk);

reg [31:0] x;

initial x=0;

// 0, 1, ...
always @(posedge clk)
x<=x+1;

// expected to pass: the rhs is evaluated in time frame 0
initial p0: assert property (1[*0] #=# x==0);

// expected to fail: the lhs is empty, and the rhs overlaps with the lhs
initial p1: assert property (1[*0] #-# 1);

endmodule
Loading