Skip to content

Factor out register saves #10325

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
May 9, 2025
Merged

Conversation

tannewt
Copy link
Member

@tannewt tannewt commented May 8, 2025

This fixes RISC-V ESP32 because it ignored registers on that architecture.

tannewt added 2 commits May 8, 2025 16:12
This fixes RISC-V ESP32 because it ignored registers on that
architecture.
@tannewt tannewt marked this pull request as ready for review May 9, 2025 21:24
@tannewt tannewt requested a review from eightycc May 9, 2025 21:24
@tannewt tannewt linked an issue May 9, 2025 that may be closed by this pull request
Copy link
Collaborator

@eightycc eightycc left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks great! I'll approve and merge now.

I'll test the RISC-V case, but I'm confident your changes will work.

@eightycc eightycc merged commit 5ba4f77 into adafruit:main May 9, 2025
16 checks passed
@eightycc
Copy link
Collaborator

eightycc commented May 9, 2025

Testing with an ESP32-C3, it's crashing in the interpreter again.

eightycc added a commit to eightycc/circuitpython that referenced this pull request May 10, 2025
eightycc added a commit to eightycc/circuitpython that referenced this pull request May 10, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Add Register Spill to GC for all target processor architectures
2 participants