A full-duplex SPI Master transceiver designed in Verilog for the Vicharak Vaaman (Efinix T120). It enables bidirectional data exchange between the FPGA fabric and the RK3399 SoC via physical GPIO headers, featuring a parameterized clock divider and active - low chip select logic.
Yashsharda2/SPI
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|