Skip to content

device_tree.tcl: Ignore "firmware-name" from fpga node if it is not included in XSA. #6

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: xlnx_rel_v2024.2
Choose a base branch
from
Open

device_tree.tcl: Ignore "firmware-name" from fpga node if it is not included in XSA. #6

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 8 additions & 2 deletions device_tree/data/device_tree.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -697,7 +697,10 @@ proc gen_afi_node {} {
if {[is_zynqmp_platform $family]} {

set hw_name [::hsi::get_hw_files -filter "TYPE == bit"]
add_prop $amba_pl_node "firmware-name" "$hw_name.bin" string $dts 1
# Do not generate "firmware-name" if it is not included in XSA
if {[llength $hw_name]} {
add_prop $amba_pl_node "firmware-name" "$hw_name.bin" string $dts 1
}

set zynq_periph [hsi::get_cells -hier -filter {IP_NAME == zynq_ultra_ps_e}]
set pl_clk_buf_props "CONFIG.C_PL_CLK0_BUF CONFIG.C_PL_CLK1_BUF CONFIG.C_PL_CLK2_BUF CONFIG.C_PL_CLK3_BUF"
Expand Down Expand Up @@ -770,7 +773,10 @@ proc gen_afi_node {} {
}
if {[string match -nocase $family "zynq"]} {
set hw_name [::hsi::get_hw_files -filter "TYPE == bit"]
add_prop $amba_pl_node "firmware-name" "$hw_name.bin" string $dts 1
# Do not generate "firmware-name" if it is not included in XSA
if {[llength $hw_name]} {
add_prop $amba_pl_node "firmware-name" "$hw_name.bin" string $dts 1
}
set zynq_periph [hsi::get_cells -hier -filter {IP_NAME == processing_system7}]
set avail_param [common::list_property [hsi::get_cells -hier $zynq_periph]]
set pl_clk_buf_props "CONFIG.PCW_FPGA_FCLK0_ENABLE CONFIG.PCW_FPGA_FCLK1_ENABLE CONFIG.PCW_FPGA_FCLK2_ENABLE CONFIG.PCW_FPGA_FCLK3_ENABLE"
Expand Down