Skip to content

Commit 0e5e3c7

Browse files
committed
Set new $::poc variables.
1 parent 0a23ed3 commit 0e5e3c7

File tree

1 file changed

+10
-6
lines changed

1 file changed

+10
-6
lines changed

.github/workflows/Pipeline.yml

+10-6
Original file line numberDiff line numberDiff line change
@@ -121,14 +121,14 @@ jobs:
121121
tee run.tcl <<EOF
122122
source ../../lib/OSVVM-Scripts/StartGHDL.tcl
123123
124-
variable OMIT_XILINX_FILES 1
124+
namespace eval ::poc {
125+
variable myConfigFile "../tb/common/my_config_GENERIC.vhdl"
126+
variable myProjectFile "../tb/common/my_project.vhdl"
127+
variable vendor "GENRIC"; # GENRIC for vendor-less build; Xilinx, Altera,... for vendor specific build
128+
}
125129
126130
SetExtendedAnalyzeOptions {-frelaxed -Wno-specs}
127131
128-
library PoC
129-
analyze ../../tb/common/my_project.vhdl
130-
analyze ../../tb/common/my_config_GENERIC.vhdl
131-
132132
build ../../src/PoC.pro PoC
133133
EOF
134134
@@ -142,7 +142,11 @@ jobs:
142142
tee run.tcl <<EOF
143143
source ../../lib/OSVVM-Scripts/StartGHDL.tcl
144144
145-
variable OMIT_XILINX_FILES 1
145+
namespace eval ::poc {
146+
variable myConfigFile "../tb/common/my_config_GENERIC.vhdl"
147+
variable myProjectFile "../tb/common/my_project.vhdl"
148+
variable vendor "GENRIC"; # GENRIC for vendor-less build; Xilinx, Altera,... for vendor specific build
149+
}
146150
147151
SetExtendedSimulateOptions {-frelaxed -Wno-specs -Wno-binding}
148152

0 commit comments

Comments
 (0)