File tree 1 file changed +10
-6
lines changed
1 file changed +10
-6
lines changed Original file line number Diff line number Diff line change @@ -121,14 +121,14 @@ jobs:
121
121
tee run.tcl <<EOF
122
122
source ../../lib/OSVVM-Scripts/StartGHDL.tcl
123
123
124
- variable OMIT_XILINX_FILES 1
124
+ namespace eval ::poc {
125
+ variable myConfigFile "../tb/common/my_config_GENERIC.vhdl"
126
+ variable myProjectFile "../tb/common/my_project.vhdl"
127
+ variable vendor "GENRIC"; # GENRIC for vendor-less build; Xilinx, Altera,... for vendor specific build
128
+ }
125
129
126
130
SetExtendedAnalyzeOptions {-frelaxed -Wno-specs}
127
131
128
- library PoC
129
- analyze ../../tb/common/my_project.vhdl
130
- analyze ../../tb/common/my_config_GENERIC.vhdl
131
-
132
132
build ../../src/PoC.pro PoC
133
133
EOF
134
134
@@ -142,7 +142,11 @@ jobs:
142
142
tee run.tcl <<EOF
143
143
source ../../lib/OSVVM-Scripts/StartGHDL.tcl
144
144
145
- variable OMIT_XILINX_FILES 1
145
+ namespace eval ::poc {
146
+ variable myConfigFile "../tb/common/my_config_GENERIC.vhdl"
147
+ variable myProjectFile "../tb/common/my_project.vhdl"
148
+ variable vendor "GENRIC"; # GENRIC for vendor-less build; Xilinx, Altera,... for vendor specific build
149
+ }
146
150
147
151
SetExtendedSimulateOptions {-frelaxed -Wno-specs -Wno-binding}
148
152
You can’t perform that action at this time.
0 commit comments