Skip to content

Ensure all bindings have GIL released #768

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Jul 21, 2025
Merged

Conversation

leofang
Copy link
Member

@leofang leofang commented Jul 21, 2025

Description

closes #624

Checklist

  • New or existing tests cover these changes.
  • The documentation is up to date with these changes.

Copy link
Contributor

copy-pr-bot bot commented Jul 21, 2025

This pull request requires additional validation before any workflows can run on NVIDIA's runners.

Pull request vetters can view their responsibilities here.

Contributors can view more details about this message here.

@leofang leofang self-assigned this Jul 21, 2025
@leofang leofang requested review from rwgk and kkraus14 July 21, 2025 03:02
@leofang leofang added enhancement Any code-related improvements P0 High priority - Must do! cuda.bindings Everything related to the cuda.bindings module labels Jul 21, 2025
@leofang leofang added this to the cuda-python 12-next, 11-next milestone Jul 21, 2025
@leofang
Copy link
Member Author

leofang commented Jul 21, 2025

/ok to test 67a8837

@leofang
Copy link
Member Author

leofang commented Jul 21, 2025

/ok to test e21dee5

This comment has been minimized.

@leofang
Copy link
Member Author

leofang commented Jul 21, 2025

/ok to test 79d2461

@leofang
Copy link
Member Author

leofang commented Jul 21, 2025

/ok to test 5eb1fee

@@ -243,7 +243,7 @@ Enable device code optimization. When specified along with ``-G``\ , enables lim

- ``--Ofast-compile={0|min|mid|max}``\ (``-Ofc``\ )

Specify level to prefer device code compilation speed, where 'max' focuses only on the fastest compilation speed, 'mid' balances compile time and runtime, 'min' has a more minimal impact on both, and 0 (default) is normal compilation
Specify the fast-compile level for device code, which controls the tradeoff between compilation speed and runtime performance by disabling certain optimizations at varying levels.
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Pinged offline regarding this being incorrectly generated

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Discussed offline, this change is coming from CUDA 12.9.1 header (which mismatches with the public NVRTC 12.9.1 documentation). The description looks incomplete because of #770, which is a generic issue to all APIs that have inner lists in the docs, not unique to just this option.

@github-project-automation github-project-automation bot moved this from Todo to In Review in CCCL Jul 21, 2025
@leofang leofang merged commit b827181 into NVIDIA:main Jul 21, 2025
53 checks passed
@github-project-automation github-project-automation bot moved this from In Review to Done in CCCL Jul 21, 2025
@leofang leofang deleted the release_gil branch July 21, 2025 17:35
Copy link

Doc Preview CI
Preview removed because the pull request was closed or merged.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
cuda.bindings Everything related to the cuda.bindings module enhancement Any code-related improvements P0 High priority - Must do!
Projects
Status: Done
Development

Successfully merging this pull request may close these issues.

[BUG]: cuda.bindings.nvrtc affected by GIL
2 participants