GitHub - EBB-Imperial/EBB-FPGA: FPGA hardware design files and Nios II firmware for video capture and balancing

EBB-Imperial / EBB-FPGA Public

FPGA hardware design files and Nios II firmware for video capture and balancing

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
.qsys_edit		.qsys_edit
Qsys		Qsys
demo_batch		demo_batch
greybox_tmp		greybox_tmp
ip		ip
software		software
.gitignore		.gitignore
Chain.cdf		Chain.cdf
DE10_LITE_D8M_VIP.SDC		DE10_LITE_D8M_VIP.SDC
DE10_LITE_D8M_VIP.htm		DE10_LITE_D8M_VIP.htm
DE10_LITE_D8M_VIP.qpf		DE10_LITE_D8M_VIP.qpf
DE10_LITE_D8M_VIP.qsf		DE10_LITE_D8M_VIP.qsf
DE10_LITE_D8M_VIP.v		DE10_LITE_D8M_VIP.v
DE10_LITE_D8M_VIP_assignment_defaults.qdf		DE10_LITE_D8M_VIP_assignment_defaults.qdf
EEE_IMGPROC_hw.tcl		EEE_IMGPROC_hw.tcl
FpsMonitor.v		FpsMonitor.v
Qsys.qsys		Qsys.qsys
Qsys.sopcinfo		Qsys.sopcinfo
avalon_st_to_mm_buffer_hw.tcl		avalon_st_to_mm_buffer_hw.tcl
avalon_st_to_mm_buffer_hw.tcl~		avalon_st_to_mm_buffer_hw.tcl~
readme.pdf		readme.pdf
red_centre_coord_uart_sample.txt		red_centre_coord_uart_sample.txt