Popular repositories Loading

1. bdh-sparse-brain bdh-sparse-brain Public

   Competition of pathway

   Python 2

2. Pipeline-Verilog Pipeline-Verilog Public

   32-bit MIPS32 RISC Processor implemented in Verilog. Features a 5-stage pipeline (IF, ID, EX, MEM, WB) for high-throughput instruction execution. Key Highlights: Supports Arithmetic, Logic, Memory …

   Verilog

3. Traffic_Light_controller Traffic_Light_controller Public

4. Traffic-Light-controller Traffic-Light-controller Public

   This Verilog module implements a Traffic Light Controller FSM for a highway and country road intersection. It uses five states (S0–S4) to manage signal transitions (Red, Yellow, Green) based on a s…

   Verilog

5. Snakebite_FirstAid Snakebite_FirstAid Public

   Automated pneumatic snakebite first-aid for rural India. Delivers WHO-compliant whole-limb compression (50–70 mmHg) via pressure valve — no skill needed. BIA gating detects edema to classify venom …

6. Skip_list Skip_list Public

   Implementation-of-Skip-List This repository contains a simple implementation of a Skip List data structure in C++, which supports insertion, deletion, searching, and display operations. Skip Lists …