Highlights
- Pro
Pinned Loading
-
-
-
half_adder-in-verilog-with-testbench
half_adder-in-verilog-with-testbench PublicIn this project i design i half adder in verilog and also written the code for testbench for it.
Verilog
-
Live_face_object_detection
Live_face_object_detection PublicThis project is able to detect thee objects in realtime using webcam.
Jupyter Notebook
-
basic-gates-in-verilog-with-Testbench-
basic-gates-in-verilog-with-Testbench- PublicVerilog implementation of all basic logic gates (AND, OR, XOR, XNOR, NAND, NOR) with testbench and simulation results.
C
-
Verilog-Implementation-of-Combinational-Circuits
Verilog-Implementation-of-Combinational-Circuits PublicThis repository contains comprehensive Verilog implementations of fundamental combinational logic circuits. These circuits form the building blocks of digital design and are essential for understan…
JavaScript
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.