Skip to content
View Aryanwankhade's full-sized avatar
  • INDIA

Highlights

  • Pro

Block or report Aryanwankhade

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Aryanwankhade Aryanwankhade Public

    Config files for my GitHub profile.

  2. face_detection face_detection Public

    This project is able to Detect the human face

  3. half_adder-in-verilog-with-testbench half_adder-in-verilog-with-testbench Public

    In this project i design i half adder in verilog and also written the code for testbench for it.

    Verilog

  4. Live_face_object_detection Live_face_object_detection Public

    This project is able to detect thee objects in realtime using webcam.

    Jupyter Notebook

  5. basic-gates-in-verilog-with-Testbench- basic-gates-in-verilog-with-Testbench- Public

    Verilog implementation of all basic logic gates (AND, OR, XOR, XNOR, NAND, NOR) with testbench and simulation results.

    C

  6. Verilog-Implementation-of-Combinational-Circuits Verilog-Implementation-of-Combinational-Circuits Public

    This repository contains comprehensive Verilog implementations of fundamental combinational logic circuits. These circuits form the building blocks of digital design and are essential for understan…

    JavaScript