Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Alpha support for FEAT_SME_TMOP #380

Open
wants to merge 5 commits into
base: main
Choose a base branch
from
+56 −0
Open

Add Alpha support for FEAT_SME_TMOP #380

Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
441ba2a
Add Beta support for FEAT_SME_TMOP
Lukacma Jan 21, 2025
968a11d
Added _lane suffix
Lukacma Feb 3, 2025
3fcf362
Delete git.diff
Lukacma Feb 3, 2025
cbedbf5
Changed to Alpha state
Lukacma Feb 6, 2025
195b576
Fix fp8 intrinsics names
Lukacma Feb 10, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
56 changes: 56 additions & 0 deletions main/acle.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -444,6 +444,8 @@ Armv8.4-A [[ARMARMv84]](#ARMARMv84). Support is added for the Dot Product intrin
* Added `svdot[_n_f16_mf8]_fpm` and `svdot[_n_f32_mf8]_fpm`.
* Added Guarded Control Stack (GCS) at
[**Beta**](#current-status-and-anticipated-changes) quality level.
* Added [**Alpha**](#current-status-and-anticipated-changes) support
for structured sparsity outer product intrinsics

### References

Expand Down Expand Up @@ -2370,6 +2372,17 @@ support for the SME double precision floating-point outer product
(FEAT_SME_F64F64) instructions and if their associated intrinsics are
available. This implies that `__ARM_FEATURE_SME` is nonzero.

#### Structured sparsity outer product intrinsics

The specification for SME is in
[**Alpha** state](#current-status-and-anticipated-changes) and may change or be
extended in the future.

`__ARM_FEATURE_SME_TMOP` is defined to `1` if there is hardware
support for the SME structured sparsity outer product (FEAT_SME_TMOP)
instructions and if their associated intrinsics are
available. This implies that `__ARM_FEATURE_SME2` is nonzero.

## Floating-point model

These macros test the floating-point model implemented by the compiler
Expand Down Expand Up @@ -2566,6 +2579,7 @@ be found in [[BA]](#BA).
| [`__ARM_FEATURE_SME_F8F16`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
| [`__ARM_FEATURE_SME_F8F32`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
| [`__ARM_FEATURE_SME_I16I64`](#16-bit-to-64-bit-integer-widening-outer-product-intrinsics) | 16-bit to 64-bit integer widening outer product intrinsics (FEAT_SME_I16I64) | 1 |
| [`__ARM_FEATURE_SME_TMOP`](#structured-sparsity-outer-product-intrinsics) | Structured sparsity outer product intrinsics (FEAT_SME_TMOP) | 1 |
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Is this line aligned with the other ones?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yes. It should be

| [`__ARM_FEATURE_SME_LOCALLY_STREAMING`](#scalable-matrix-extension-sme) | Support for the `arm_locally_streaming` attribute | 1 |
| [`__ARM_FEATURE_SME_LUTv2`](#lookup-table-extensions) | Lookup table extensions (FEAT_SME_LUTv2) | 1 |
| [`__ARM_FEATURE_SSVE_FP8DOT2`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
Expand Down Expand Up @@ -10856,6 +10870,48 @@ Replacing `_hor` with `_ver` gives the associated vertical forms.
__arm_streaming __arm_inout("za");
```

#### BFTMOPA, FTMOPA, STMOPA, UTMOPA

``` c
// Only if __ARM_FEATURE_SME_TMOP != 0
// Variants are also available for:
// _za16[_f16_f16] (only if __ARM_FEATURE_SME_F16F16 != 0)
// _za16[_bf16_bf16] (only if __ARM_FEATURE_SME_B16B16 != 0)
// _za32[_bf16_bf16]
// _za32[_f16_f16]
// _za32[_s16_s16]
// _za32[_u16_u16]
// _za32[_s8_s8]
// _za32[_u8_u8]
void svtmopa_lane_za32[_f32_f32](uint64_t tile, svfloat32x2_t zn, svfloat32_t zm,
svuint8_t zk, uint64_t imm_idx)
__arm_streaming __arm_inout("za");

// Only if __ARM_FEATURE_SME_TMOP != 0 && __ARM_FEATURE_SME_F8F16 != 0
void svtmopa_lane_za16[_mf8_mf8]_fpm(uint64_t tile, svfloat32x2_t zn, svfloat32_t zm,
svuint8_t zk, uint64_t imm_idx, fpm_t fpm)
__arm_streaming __arm_inout("za");

// Only if __ARM_FEATURE_SME_TMOP != 0 && __ARM_FEATURE_SME_F8F32 != 0
void svtmopa_lane_za32[_mf8_mf8]_fpm(uint64_t tile, svfloat32x2_t zn, svfloat32_t zm,
svuint8_t zk, uint64_t imm_idx, fpm_t fpm)
__arm_streaming __arm_inout("za");
```

#### SUTMOPA, USTMOPA

``` c
// Only if __ARM_FEATURE_SME_TMOP != 0
void svtmopa_lane_za32[_s8_u8](uint64_t tile, svint8x2_t zn, svuint8_t zm,
svuint8_t zk, uint64_t imm_idx)
__arm_streaming __arm_inout("za");

// Only if __ARM_FEATURE_SME_TMOP != 0
void svtmopa_lane_za32[_u8_s8](uint64_t tile, svuint8x2_t zn, svint8_t zm,
svuint8_t zk, uint64_t imm_idx)
__arm_streaming __arm_inout("za");
```

#### RDSVL

The following intrinsics read the length of a streaming vector:
Expand Down