Skip to content

Commit bdcf3fd

Browse files
authored
Merge pull request #350 from slothy-optimizer/fix-wrong-args_in_out_different
Armv7-M: Removing the wrong `args_in_out_different` for ldr/ldrb/ldrh
2 parents 9573cd9 + 2276749 commit bdcf3fd

1 file changed

Lines changed: 0 additions & 4 deletions

File tree

slothy/targets/arm_v7m/arch_v7m.py

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1854,7 +1854,6 @@ def make(cls, src):
18541854
obj.increment = None
18551855
obj.pre_index = 0
18561856
obj.addr = obj.args_in[0]
1857-
obj.args_in_out_different = [(0, 0)] # Can't have Rd==Ra
18581857
return obj
18591858

18601859
def write(self):
@@ -1875,7 +1874,6 @@ def make(cls, src):
18751874
obj.increment = None
18761875
obj.pre_index = obj.immediate
18771876
obj.addr = obj.args_in[0]
1878-
obj.args_in_out_different = [(0, 0)] # Can't have Rd==Ra
18791877
return obj
18801878

18811879
def write(self):
@@ -1900,7 +1898,6 @@ def make(cls, src):
19001898
obj = Armv7mInstruction.build(cls, src)
19011899
obj.increment = None
19021900
obj.pre_index = obj.immediate
1903-
obj.args_in_out_different = [(0, 0)] # Can't have Rd==Ra
19041901
obj.addr = obj.args_in[0]
19051902
return obj
19061903

@@ -1919,7 +1916,6 @@ def make(cls, src):
19191916
obj = Armv7mInstruction.build(cls, src)
19201917
obj.increment = None
19211918
obj.pre_index = obj.immediate
1922-
obj.args_in_out_different = [(0, 0)] # Can't have Rd==Ra
19231919
obj.addr = obj.args_in[0]
19241920
return obj
19251921

0 commit comments

Comments
 (0)