Skip to content
This repository was archived by the owner on Sep 16, 2024. It is now read-only.

Commit 72eacde

Browse files
committed
PyJTAG: clarify revisions
1 parent 58c297e commit 72eacde

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

esp32/PyJTAG/Readme.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -84,8 +84,8 @@ If `gdb` does not reach the `Thread 1 hit Temporary breakpoint ...` line, close
8484
## Versions
8585
There are two generations of PyJTAG boards:
8686

87-
1) First generation with green PCB has three blocks of switches. (Make sure SAFE_BOOT_SW is off.)
88-
2) Second generation with black PCB and two blocks of switches.
87+
1) V1R1 with a green PCB has three blocks of switches. Make sure SAFE_BOOT_SW is off on this version
88+
2) V1R2 with a black PCB and two blocks of switches.
8989

9090
Both generation boards can be equipped with pogo pins that connect to the bottom of the development board and allow LTE debugging. There can either be pins that connect to a GPy or pins that conenct to a FiPy.
9191

0 commit comments

Comments
 (0)