Skip to content

Commit e7a6386

Browse files
chore: Format files
1 parent 416e122 commit e7a6386

File tree

1 file changed

+6
-4
lines changed

1 file changed

+6
-4
lines changed

clang/lib/CIR/CodeGen/CIRGenBuiltinX86.cpp

Lines changed: 6 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -105,7 +105,7 @@ static mlir::Value emitX86MaskUnpack(CIRGenBuilderTy &builder,
105105
const std::string &intrinsicName,
106106
SmallVectorImpl<mlir::Value> &ops) {
107107
unsigned numElems = cast<cir::IntType>(ops[0].getType()).getWidth();
108-
108+
109109
// Convert both operands to mask vectors.
110110
mlir::Value lhs = getMaskVecValue(builder, loc, ops[0], numElems);
111111
mlir::Value rhs = getMaskVecValue(builder, loc, ops[1], numElems);
@@ -125,14 +125,16 @@ static mlir::Value emitX86MaskUnpack(CIRGenBuilderTy &builder,
125125
// Create indices for concatenating the vectors.
126126
// NOTE: Operands are swapped to match the intrinsic definition.
127127
// After the half extraction, both vectors have numElems/2 elements.
128-
// In createVecShuffle(rhsHalf, lhsHalf, indices), indices [0..numElems/2-1] select
129-
// from rhsHalf, and indices [numElems/2..numElems-1] select from lhsHalf.
128+
// In createVecShuffle(rhsHalf, lhsHalf, indices), indices [0..numElems/2-1]
129+
// select from rhsHalf, and indices [numElems/2..numElems-1] select from
130+
// lhsHalf.
130131
SmallVector<mlir::Attribute, 64> concatIndices;
131132
for (auto i : llvm::seq<unsigned>(0, numElems))
132133
concatIndices.push_back(cir::IntAttr::get(i32Ty, i));
133134

134135
// Concat the vectors (RHS first, then LHS).
135-
mlir::Value res = builder.createVecShuffle(loc, rhsHalf, lhsHalf, concatIndices);
136+
mlir::Value res =
137+
builder.createVecShuffle(loc, rhsHalf, lhsHalf, concatIndices);
136138
return builder.createBitcast(res, ops[0].getType());
137139
}
138140

0 commit comments

Comments
 (0)