-
Notifications
You must be signed in to change notification settings - Fork 25
Open
Description
Tag: 2025.08
I'm have a problem with the spiflash controller in the latest release. When coming out of reset I intermittently see that the TX Ready bit is not set. My driver code is hanging when trying to flush RX/TX before the first transaction. I did not see this issue with either 2024.12 or 2025.04 tags of this module. I've attached a vcd of the current state of a variety of PHY signals. Interestingly, the state is XFER-END, sr_in_cnt is 1, but it seems the clkgen is not running so it never clears.
Reactions are currently unavailable
Metadata
Metadata
Assignees
Labels
No labels