Parsing "output logic" port is wrong

```
output logic [4:1] z, z2
```
Parsing above gives:
  Ports:
        logic               output
        4                   output
        1                   output
        z                   output
        z2                  output
