Add AXI interface generator #4
Description
Add basic support for generating an AXI interface for the VHDL output
Want to back this issue? Post a bounty on it! We accept bounties via Bountysource.
{{ message }}
Add basic support for generating an AXI interface for the VHDL output
Want to back this issue? Post a bounty on it! We accept bounties via Bountysource.