Repository navigation
Expand file tree
/
Copy pathldi_tb.v
More file actions
142 lines (124 loc) · 3.35 KB
/
Copy pathldi_tb.v
File metadata and controls
142 lines (124 loc) · 3.35 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
`timescale 1ns/10ps
module ldi_tb;
reg clk, clr;
reg IncPC, CON_enable;
reg [31:0] Mdatain;
wire [31:0] bus_contents;
reg RAM_write, MDR_enable, MDRout, MAR_enable, IR_enable;
reg MDR_read;
reg R_enable, Rout;
reg [15:0] R0_R15_enable, R0_R15_out;
reg Gra, Grb, Grc;
reg HI_enable, LO_enable, ZHighIn, ZLowIn, Y_enable, PC_enable, InPort_enable, OutPort_enable;
reg InPortout, PCout, Yout, ZLowout, ZHighout, LOout, HIout, BAout, Cout;
wire [4:0] opcode;
wire[31:0] OutPort_output;
reg [31:0] InPort_input;
parameter Default = 4'b0000, T0 = 4'b0111, T1 = 4'b1000, T2 = 4'b1001, T3 = 4'b1010, T4 = 4'b1011, T5 = 4'b1100, T6 = 4'b1101, T7 = 4'b1110;
reg [3:0] Present_state = Default;
CPUproject DUT(
.PCout(PCout),
.ZHighout(ZHighout),
.ZLowout(ZLowout),
.MDRout(MDRout),
.MARin(MAR_enable),
.MDRin(MDR_enable),
.PCin(PC_enable),
.IRin(IR_enable),
.Yin(Y_enable),
.IncPC(IncPC),
.Read(MDR_read),
.clk(clk),
.MDatain(Mdatain),
.clr(clr),
.HIin(HI_enable),
.LOin(LO_enable),
.HIout(HIout),
.LOout(LOout),
.ZHighIn(ZHighIn),
.ZLowIn(ZLowIn),
.Cout(Cout),
.RAM_write_en(RAM_write),
.GRA(Gra),
.GRB(Grb),
.GRC(Grc),
.R_in(R_enable),
.R_out(Rout),
.Baout(BAout),
.enableCon(CON_enable),
.R_enableIn(R0_R15_enable),
.Rout_in(R0_R15_out),
.enableInputPort(InPort_enable),
.enableOutputPort(OutPort_enable),
.InPortout(InPortout),
.InPort_input(InPort_input),
.OutPort_output(OutPort_output),
.bus_contents(bus_contents),
.operation(opcode)
);
initial
begin
clk = 0;
clr = 0;
end
always
#10 clk <= ~clk;
always @(posedge clk)
begin
case (Present_state)
Default : #40 Present_state = T0;
T0 : #40 Present_state = T1;
T1 : #40 Present_state = T2;
T2 : #20 Present_state = T3;
T3 : #40 Present_state = T4;
T4 : #40 Present_state = T5;
endcase
end
always @(Present_state)
begin
#10
case (Present_state) //assert the required signals in each clockcycle
Default: begin // initialize the signals
PCout <= 0; ZLowout <= 0; MDRout <= 0;
MAR_enable <= 0; ZHighIn <= 0; ZLowIn <= 0; CON_enable<=0;
InPort_enable<=0; OutPort_enable<=0;
InPort_input<=32'd0;
PC_enable <=0; MDR_enable <= 0; IR_enable <= 0;
Y_enable <= 0;
IncPC <= 0; RAM_write<=0;
Mdatain <= 32'h00000000; Gra<=0; Grb<=0; Grc<=0;
BAout<=0; Cout<=0;
InPortout<=0; ZHighout<=0; LOout<=0; HIout<=0;
HI_enable<=0; LO_enable<=0;
Rout<=0;R_enable<=0;MDR_read<=0;
R0_R15_enable<= 16'd0; R0_R15_out<=16'd0;
end
//first test: (ldi r1, 7). Instruction is 08800007
//second test: ldi r1, 2(r2), where r2 is 2. Instruction is 08900002.
T0: begin
PCout <= 1; MAR_enable <= 1;
end
T1: begin //Loads MDR from RAM output
PCout <= 0; MAR_enable <= 0;
MDR_enable <= 1; MDR_read<=1; ZLowout <= 1;
end
T2: begin
MDR_enable <= 0; MDR_read<=0;ZLowout <= 0;
MDRout <= 1; IR_enable <= 1; PC_enable <= 1; IncPC <= 1;
end
T3: begin
MDRout <= 0; IR_enable <= 0;
Grb<=1;BAout<=1;Y_enable<=1;
end
T4: begin
Grb<=0;BAout<=0;Y_enable<=0;
Cout<=1;ZHighIn <= 1; ZLowIn <= 1;
end
T5: begin
Cout<=0; ZHighIn <= 0; ZLowIn <= 0;
ZLowout <= 1;Gra<=1;R_enable<=1;
#40 ZLowout <= 0;Gra<=1;Rout<=1;R_enable<=0;
end
endcase
end
endmodule