-
Notifications
You must be signed in to change notification settings - Fork 893
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Seemingly RP235x hardware glitch setting "USE_LPOSC" in the AON timer #3796
Comments
It's even worse ! With my initialization code I can configure the AON TIMER to show But this only works when starting in the debugger by Any help ? |
More testing: BTW, as said, when first configuring the counter to use XOSC and then setting it to use LPOSC, the bit never is set. re-starting the debug session does not end that situation, power on usually does. (I don't have access to the Should that be reported to the RASPI group ? |
I might try to impose a delay before doing the configuration of the AON Timer .... |
With the final version of my software this is not an issue any more either irrelevant or indeed not happening. |
When the (
POWMAN
) AON timer is configured to use theXOSC
, and then theUSE_LPOSC
is set in theTIMER
register (with the timer stopped) , the state is not changed. TheUSING_XOSC
bit still is set.(Supposedly) Resetting the chip by starting a new debug session does not change the state and results in
USING_XOSC
still set and not being able to be reset byUSE_LPOSC
.Only after power off-on, the AON timer can be set to use the LPOSC.
(As you normally will not change that state on the fly I suppose this is not really an issue...)
Did anybody experience the same ?
The text was updated successfully, but these errors were encountered: