Skip to content

Commit 3055b4c

Browse files
author
ThanhVu (Vu) Nguyen
committed
updates installation script
1 parent b26cfee commit 3055b4c

File tree

2 files changed

+3
-2
lines changed

2 files changed

+3
-2
lines changed

EXTERNAL_FILES/dot_sarl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
prover {
22
aliases = z3;
33
kind = Z3;
4-
version = "4.12.2 - 64 bit";
4+
version = "4.12.6 - 64 bit";
55
path = "/root/miniconda3/bin/z3";
66
timeout = 10.0;
77
showQueries = false;

README.md

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -62,14 +62,15 @@ $ root@b53e0bd86c11:/dig/src#
6262
# now you can run DIG -- the more CPUs/CORES your machine has, the faster DIG will run.
6363

6464
# run DIG on a trace file
65-
root@931ac8632c7f:/dig/src# time ~/miniconda3/bin/python3 -O dig.py ../tests/traces/cohendiv.csv -log 4
65+
root@931ac8632c7f:/dig/src# time ~/miniconda3/bin/python3 -O dig.py ../examples/traces/cohendiv.csv -log 4
6666
...
6767
...
6868

6969
# or on a C program
7070

7171
# FASTER: restrict nonlinear eqts to degree 2 and but don't generate inequalities or minmax invariants and
7272
root@931ac8632c7f:/dig/src# time ~/miniconda3/bin/python3 -O dig.py ../benchmark/c/nla/cohendiv.c -maxdeg 2 -noieqs -nominmax -log 4
73+
# If you have some error SARL expected version X but found Y, then edit ~/.sarl and change from X to Y
7374

7475
# SLOWER: but gives everything
7576
root@931ac8632c7f:/dig/src# time ~/miniconda3/bin/python3 -O dig.py ../benchmark/c/nla/cohendiv.c -log 4

0 commit comments

Comments
 (0)