Skip to content

Compact Instructions #263

@claubersouza

Description

@claubersouza

I'm trying to compact the following instructions into a single instruction. However, the big problem is how to do this without directly using VHDL. There is an OpenAsip graphical tool that performs this process. I was trying to use Dag but I can't specify which record each addi result will contain ?

Addi x10, x0 , 0;
Addi x11,x10,0
Addi x26, x0, 0
Addi x8,x0, 0
Addi x8,x0, 0

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions