Skip to content

Commit 59f2a9d

Browse files
miguelafsilva5miguelafsilva5
committed
ref(unused-macros): remove unused traps macros
Signed-off-by: Miguel Silva <miguelafsilva5@gmail.com>
1 parent ba14501 commit 59f2a9d

2 files changed

Lines changed: 0 additions & 134 deletions

File tree

‎src/arch/tricore/inc/arch/traps.h‎

Lines changed: 0 additions & 63 deletions
Original file line numberDiff line numberDiff line change
@@ -6,69 +6,6 @@
66
#ifndef __TRAPS_H__
77
#define __TRAPS_H__
88

9-
/* Trap Identifcation numbers */
10-
/* Class 0 - MMU */
11-
#define TIN_MMU_VAF 1 /* Virtual Address Fill */
12-
#define TIN_MMU_VAP 2 /* Virtual Address Protection */
13-
/* Class 1 - Internal Protection Traps */
14-
#define TIN_IP_PRIV 1 /* Privileged Instruction */
15-
#define TIN_IP_MPR 2 /* Memory Protection Read */
16-
#define TIN_IP_MPW 3 /* Memory Protection Write */
17-
#define TIN_IP_MPX 4 /* Memory Protection Execute */
18-
#define TIN_IP_MPP 5 /* Memory Protection Peripheral Access */
19-
#define TIN_IP_MPN 6 /* Memory Protection Null Address */
20-
#define TIN_IP_GRWP 7 /* Global Register Write Protection */
21-
/* Class 2 - Instructon Errors */
22-
#define TIN_IE_IOPC 1 /* Illegal Opcode */
23-
#define TIN_IE_UOPC 2 /* Unimplemented Opcode */
24-
#define TIN_IE_OPD 3 /* Invalid Operand Specification */
25-
#define TIN_IE_ALN 4 /* Data Address Alignment */
26-
#define TIN_IE_MEM 5 /* Invalid Local Memory Address */
27-
#define TIN_IE_CSE 6 /* Coprocessor Trap Synchronous Error */
28-
/* Class 3 - Context Management */
29-
#define TIN_CTXM_FCD 1 /* Free Context List Depletion (FCX=LCX) */
30-
#define TIN_CTXM_CDO 2 /* Call Depth Overflow */
31-
#define TIN_CTXM_CDU 3 /* Call Depth Underflow */
32-
#define TIN_CTXM_FCU 4 /* Free Context List Underflow (FCX=0) */
33-
#define TIN_CTXM_CSU 5 /* Call Stack Underflow (PCX=0) */
34-
#define TIN_CTXM_CTYP 6 /* Context Type (PCXI.UL wrong) */
35-
#define TIN_CTXM_NEST 7 /* Nesting Error RFE with non-zero call depth */
36-
/* Class 4 - System Bus and Peripheral Errors*/
37-
#define TIN_BPE_PSE 1 /* Program Fetch Error */
38-
#define TIN_BPE_DSE 2 /* Data Access Synchronous Error */
39-
#define TIN_BPE_DAE 3 /* Data Access Asynchronous Error */
40-
#define TIN_BPE_CAE 4 /* Coprocessor Trap Asynchronous Error */
41-
#define TIN_BPE_PIE 5 /* Program Memory Integrity Error */
42-
#define TIN_BPE_DIE 6 /* Data Memory Integrity Error */
43-
#define TIN_BPE_TAE 7 /* Temporal Asynchronous Error */
44-
/* Class 5 - Assertion Traps */
45-
#define TIN_ASSERT_OVF 1 /* Arithmetic Overflow */
46-
#define TIN_ASSERT_SOVF 2 /* Sticky Arithmetic Overflow*/
47-
/* Class 6 - System Call */
48-
#define TIN_SYS_SYS 1 /* System Call */
49-
/* Class 7 - Non-Maskable Interrupt */
50-
#define TIN_NMI_NMI 0 /* Non-Maskable Interrupt */
51-
52-
/* Hypervisor Trap Identifcation numbers */
53-
/* Class 0 - Hypervisor Call */
54-
/* Class 1 - Hypervisor Interrupt Trap */
55-
/* Class 3 - Level 2 code memory protection trap */
56-
/* Class 4 - HV CSFR Access Support*/
57-
/* The previous trap classes only have a single trap source */
58-
59-
/* Class 2 - Level 2 data memory protection trap */
60-
#define TIN_HYP_L2MPR 0 /* Level 2 Memory Protection Read */
61-
#define TIN_HYP_L2MPW 1 /* Level 2 Memory Protection Write*/
62-
63-
/* CPUx HR specific data asynchronous trap register */
64-
#define DATR_SBE_BIT (1 << 3)
65-
#define DATR_CWE_BIT (1 << 9)
66-
#define DATR_CFE_BIT (1 << 10)
67-
#define DATR_SOE_BIT (1 << 14)
68-
#define DATR_E_PRS_EN_BIT (1 << 19)
69-
#define DATR_E_VMN_EN_BIT (1 << 23)
70-
#define DATR_BUS_S_BIT (1 << 24)
71-
729
void sys_bus_errors_handler(void);
7310
void l2_dmem_prot_trap_handler(unsigned long* addr, unsigned long access);
7411
void hyp_csfr_access_handler(unsigned long* addr, unsigned long hvtin);

‎src/arch/tricore/traps.c‎

Lines changed: 0 additions & 71 deletions
Original file line numberDiff line numberDiff line change
@@ -13,77 +13,6 @@
1313
#include <hypercall.h>
1414
#include <arch/decode.h>
1515

16-
typedef void (*trap_handler_t)(unsigned long, unsigned long);
17-
18-
static void bpe_dae_handler(unsigned long datr, unsigned long deadd)
19-
{
20-
UNUSED_ARG(deadd);
21-
UNUSED_ARG(datr);
22-
23-
WARNING("Function bpe_dae_handler not implemented\n");
24-
return;
25-
}
26-
27-
static void bpe_pse_handler(unsigned long datr, unsigned long deadd)
28-
{
29-
/* This is a synchronous trap, the inputs will be different */
30-
UNUSED_ARG(datr);
31-
UNUSED_ARG(deadd);
32-
33-
WARNING("Function bpe_pse_handler not implemented\n");
34-
return;
35-
}
36-
static void bpe_dse_handler(unsigned long datr, unsigned long deadd)
37-
{
38-
/* This is a synchronous trap, the inputs will be different */
39-
UNUSED_ARG(datr);
40-
UNUSED_ARG(deadd);
41-
42-
WARNING("Function bpe_dse_handler not implemented\n");
43-
return;
44-
}
45-
static void bpe_cae_handler(unsigned long datr, unsigned long deadd)
46-
{
47-
UNUSED_ARG(datr);
48-
UNUSED_ARG(deadd);
49-
50-
WARNING("Function bpe_cae_handler not implemented\n");
51-
return;
52-
}
53-
static void bpe_pie_handler(unsigned long datr, unsigned long deadd)
54-
{
55-
/* This is a synchronous trap, the inputs will be different */
56-
UNUSED_ARG(datr);
57-
UNUSED_ARG(deadd);
58-
59-
WARNING("Function bpe_pie_handler not implemented\n");
60-
return;
61-
}
62-
static void bpe_die_handler(unsigned long datr, unsigned long deadd)
63-
{
64-
UNUSED_ARG(datr);
65-
UNUSED_ARG(deadd);
66-
67-
WARNING("Function bpe_die_handler not implemented\n");
68-
return;
69-
}
70-
static void bpe_tae_handler(unsigned long datr, unsigned long deadd)
71-
{
72-
UNUSED_ARG(datr);
73-
UNUSED_ARG(deadd);
74-
75-
WARNING("Function bpe_tae_handler not implemented\n");
76-
return;
77-
}
78-
79-
trap_handler_t bus_periph_error_handlers[8] = { [TIN_BPE_PSE] = bpe_pse_handler,
80-
[TIN_BPE_DSE] = bpe_dse_handler,
81-
[TIN_BPE_DAE] = bpe_dae_handler,
82-
[TIN_BPE_CAE] = bpe_cae_handler,
83-
[TIN_BPE_PIE] = bpe_pie_handler,
84-
[TIN_BPE_DIE] = bpe_die_handler,
85-
[TIN_BPE_TAE] = bpe_tae_handler };
86-
8716
void sys_bus_errors_handler(void)
8817
{
8918
/* this trap suppresses errors to the first address in a device region.

0 commit comments

Comments
 (0)