Skip to content

Commit 5f5f879

Browse files
SadaleNetSadaleNet
committed
Comitting game template
0 parents  commit 5f5f879

File tree

7 files changed

+667
-0
lines changed

7 files changed

+667
-0
lines changed

‎.gitignore

+3
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,3 @@
1+
bin/
2+
private/
3+
output.map

‎Makefile

+47
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,47 @@
1+
INCLUDE_DIR = ./include
2+
SRC_DIR = ./src
3+
CC = arm-none-eabi-gcc
4+
AS = arm-none-eabi-as
5+
6+
API_MAPPER = ./misc/externFunctionAddress.sym
7+
OUTPUT_DIR = ./bin
8+
OUTPUT_ELF = game.elf
9+
OUTPUT_BIN = game.bin
10+
LINKER_SCRIPT = ./misc/linkerScript.ld
11+
ASM_SCRIPTS = ./external/startup_stm32f030x6.s
12+
ASM_OBJS = $(OUTPUT_DIR)/startup_stm32f030x6.o
13+
DEPS = $(INCLUDE_DIR)/*
14+
OBJS = $(OUTPUT_DIR)/main.o
15+
16+
17+
LIBS = -lc -lrdimon -lm
18+
CFLAGS = -g -mcpu=cortex-m0 -mthumb -mfloat-abi=soft -Og -g -Wall -fmessage-length=0 -ffunction-sections -c -fmessage-length=0 -MMD -MP -mabi=aapcs -I$(INCLUDE_DIR)
19+
20+
ASFLAGS = -mcpu=cortex-m0 -mthumb -mfloat-abi=soft
21+
LINKER_FLAGS = -mcpu=cortex-m0 -mthumb -mfloat-abi=soft -specs=nosys.specs -specs=nano.specs -specs=rdimon.specs -lc -lrdimon -Wl,-Map=output.map -Wl,--just-symbols=$(API_MAPPER) -Wl,--gc-sections -mabi=aapcs
22+
23+
$(OUTPUT_DIR)/%.o: $(SRC_DIR)/%.c $(DEPS)
24+
@mkdir -p $(@D)
25+
$(CC) -c -o $@ $< $(CFLAGS)
26+
27+
$(OUTPUT_DIR)/%.o: $(ASM_SCRIPTS)
28+
@mkdir -p $(@D)
29+
$(AS) $(ASFLAGS) -o $@ $<
30+
31+
$(OUTPUT_DIR)/%.elf: $(OBJS) $(ASM_OBJS)
32+
@mkdir -p $(@D)
33+
$(CC) -o $@ $^ $(LINKER_FLAGS) $(LIBS) -T$(LINKER_SCRIPT)
34+
35+
$(OUTPUT_BIN): $(OUTPUT_DIR)/$(OUTPUT_ELF)
36+
@mkdir -p $(@D)
37+
arm-none-eabi-objcopy -O binary $(OUTPUT_DIR)/$(OUTPUT_ELF) $(OUTPUT_DIR)/$(OUTPUT_BIN)
38+
39+
all: $(OUTPUT_BIN)
40+
41+
.PHONY: run clean
42+
43+
run: all
44+
openocd -f /usr/share/openocd/scripts/interface/stlink-v2.cfg -f /usr/share/openocd/scripts/target/stm32f0x.cfg -c init -c "reset init" -c "flash write_image erase $(OUTPUT_DIR)/$(OUTPUT_BIN) 0x08000400" -c init -c "reset run"
45+
46+
clean:
47+
rm -f $(OUTPUT_DIR)/*

‎external/startup_stm32f030x6.s

+269
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,269 @@
1+
/**
2+
******************************************************************************
3+
* @file startup_stm32f030x6.s
4+
* @author MCD Application Team
5+
* @brief STM32F030x4/STM32F030x6 devices vector table for GCC toolchain.
6+
* This module performs:
7+
* - Set the initial SP
8+
* - Set the initial PC == Reset_Handler,
9+
* - Set the vector table entries with the exceptions ISR address
10+
* - Branches to main in the C library (which eventually
11+
* calls main()).
12+
* After Reset the Cortex-M0 processor is in Thread mode,
13+
* priority is Privileged, and the Stack is set to Main.
14+
******************************************************************************
15+
*
16+
* Redistribution and use in source and binary forms, with or without modification,
17+
* are permitted provided that the following conditions are met:
18+
* 1. Redistributions of source code must retain the above copyright notice,
19+
* this list of conditions and the following disclaimer.
20+
* 2. Redistributions in binary form must reproduce the above copyright notice,
21+
* this list of conditions and the following disclaimer in the documentation
22+
* and/or other materials provided with the distribution.
23+
* 3. Neither the name of STMicroelectronics nor the names of its contributors
24+
* may be used to endorse or promote products derived from this software
25+
* without specific prior written permission.
26+
*
27+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
28+
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
29+
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
30+
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
31+
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32+
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
33+
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
34+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
35+
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36+
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37+
*
38+
******************************************************************************
39+
*/
40+
41+
.syntax unified
42+
.cpu cortex-m0
43+
.fpu softvfp
44+
.thumb
45+
46+
.global g_pfnVectors
47+
.global Default_Handler
48+
49+
/* start address for the initialization values of the .data section.
50+
defined in linker script */
51+
.word _sidata
52+
/* start address for the .data section. defined in linker script */
53+
.word _sdata
54+
/* end address for the .data section. defined in linker script */
55+
.word _edata
56+
/* start address for the .bss section. defined in linker script */
57+
.word _sbss
58+
/* end address for the .bss section. defined in linker script */
59+
.word _ebss
60+
61+
.section .text.Reset_Handler
62+
.weak Reset_Handler
63+
.type Reset_Handler, %function
64+
Reset_Handler:
65+
/* ldr r0, =_estack */
66+
/* mov sp, r0 */ /* set stack pointer */
67+
68+
/* Copy the data segment initializers from flash to SRAM */
69+
ldr r0, =_sdata
70+
ldr r1, =_edata
71+
ldr r2, =_sidata
72+
movs r3, #0
73+
b LoopCopyDataInit
74+
75+
CopyDataInit:
76+
ldr r4, [r2, r3]
77+
str r4, [r0, r3]
78+
adds r3, r3, #4
79+
80+
LoopCopyDataInit:
81+
adds r4, r0, r3
82+
cmp r4, r1
83+
bcc CopyDataInit
84+
85+
/* Zero fill the bss segment. */
86+
ldr r2, =_sbss
87+
ldr r4, =_ebss
88+
movs r3, #0
89+
b LoopFillZerobss
90+
91+
FillZerobss:
92+
str r3, [r2]
93+
adds r2, r2, #4
94+
95+
LoopFillZerobss:
96+
cmp r2, r4
97+
bcc FillZerobss
98+
99+
/* Call the clock system intitialization function.*/
100+
/* bl SystemInit */
101+
/* Call static constructors */
102+
bl __libc_init_array
103+
/* Call the application's entry point.*/
104+
bl main
105+
106+
LoopForever:
107+
b LoopForever
108+
109+
110+
.size Reset_Handler, .-Reset_Handler
111+
112+
113+
/**
114+
* @brief This is the code that gets called when the processor receives an
115+
* unexpected interrupt. This simply enters an infinite loop, preserving
116+
* the system state for examination by a debugger.
117+
*
118+
* @param None
119+
* @retval : None
120+
*/
121+
.section .text.Default_Handler,"ax",%progbits
122+
Default_Handler:
123+
bx lr
124+
.size Default_Handler, .-Default_Handler
125+
/******************************************************************************
126+
*
127+
* The minimal vector table for a Cortex M0. Note that the proper constructs
128+
* must be placed on this to ensure that it ends up at physical address
129+
* 0x0000.0000.
130+
*
131+
******************************************************************************/
132+
.section .isr_vector,"a",%progbits
133+
.type g_pfnVectors, %object
134+
.size g_pfnVectors, .-g_pfnVectors
135+
136+
137+
g_pfnVectors:
138+
.word 0
139+
.word Reset_Handler
140+
.word NMI_Handler
141+
.word HardFault_Handler
142+
.word 0
143+
.word 0
144+
.word 0
145+
.word 0
146+
.word 0
147+
.word 0
148+
.word 0
149+
.word SVC_Handler
150+
.word 0
151+
.word 0
152+
.word PendSV_Handler
153+
.word SysTick_Handler
154+
.word WWDG_IRQHandler /* Window WatchDog */
155+
.word 0 /* Reserved */
156+
.word RTC_IRQHandler /* RTC through the EXTI line */
157+
.word FLASH_IRQHandler /* FLASH */
158+
.word RCC_IRQHandler /* RCC */
159+
.word EXTI0_1_IRQHandler /* EXTI Line 0 and 1 */
160+
.word EXTI2_3_IRQHandler /* EXTI Line 2 and 3 */
161+
.word EXTI4_15_IRQHandler /* EXTI Line 4 to 15 */
162+
.word 0 /* Reserved */
163+
.word DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
164+
.word DMA1_Channel2_3_IRQHandler /* DMA1 Channel 2 and Channel 3 */
165+
.word DMA1_Channel4_5_IRQHandler /* DMA1 Channel 4 and Channel 5 */
166+
.word ADC1_IRQHandler /* ADC1 */
167+
.word TIM1_BRK_UP_TRG_COM_IRQHandler /* TIM1 Break, Update, Trigger and Commutation */
168+
.word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
169+
.word 0 /* Reserved */
170+
.word TIM3_IRQHandler /* TIM3 */
171+
.word 0 /* Reserved */
172+
.word 0 /* Reserved */
173+
.word TIM14_IRQHandler /* TIM14 */
174+
.word 0 /* Reserved */
175+
.word 0 /* TIM16 (Removed) */
176+
.word 0 /* TIM17 (Removed) */
177+
.word I2C1_IRQHandler /* I2C1 */
178+
.word 0 /* Reserved */
179+
.word SPI1_IRQHandler /* SPI1 */
180+
.word 0 /* Reserved */
181+
.word USART1_IRQHandler /* USART1 */
182+
.word 0 /* Reserved */
183+
.word 0 /* Reserved */
184+
.word 0 /* Reserved */
185+
.word 0 /* Reserved */
186+
187+
/*******************************************************************************
188+
*
189+
* Provide weak aliases for each Exception handler to the Default_Handler.
190+
* As they are weak aliases, any function with the same name will override
191+
* this definition.
192+
*
193+
*******************************************************************************/
194+
195+
.weak NMI_Handler
196+
.thumb_set NMI_Handler,Default_Handler
197+
198+
.weak HardFault_Handler
199+
.thumb_set HardFault_Handler,Default_Handler
200+
201+
.weak SVC_Handler
202+
.thumb_set SVC_Handler,Default_Handler
203+
204+
.weak PendSV_Handler
205+
.thumb_set PendSV_Handler,Default_Handler
206+
207+
.weak SysTick_Handler
208+
.thumb_set SysTick_Handler,Default_Handler
209+
210+
.weak WWDG_IRQHandler
211+
.thumb_set WWDG_IRQHandler,Default_Handler
212+
213+
.weak RTC_IRQHandler
214+
.thumb_set RTC_IRQHandler,Default_Handler
215+
216+
.weak FLASH_IRQHandler
217+
.thumb_set FLASH_IRQHandler,Default_Handler
218+
219+
.weak RCC_IRQHandler
220+
.thumb_set RCC_IRQHandler,Default_Handler
221+
222+
.weak EXTI0_1_IRQHandler
223+
.thumb_set EXTI0_1_IRQHandler,Default_Handler
224+
225+
.weak EXTI2_3_IRQHandler
226+
.thumb_set EXTI2_3_IRQHandler,Default_Handler
227+
228+
.weak EXTI4_15_IRQHandler
229+
.thumb_set EXTI4_15_IRQHandler,Default_Handler
230+
231+
.weak DMA1_Channel1_IRQHandler
232+
.thumb_set DMA1_Channel1_IRQHandler,Default_Handler
233+
234+
.weak DMA1_Channel2_3_IRQHandler
235+
.thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
236+
237+
.weak DMA1_Channel4_5_IRQHandler
238+
.thumb_set DMA1_Channel4_5_IRQHandler,Default_Handler
239+
240+
.weak ADC1_IRQHandler
241+
.thumb_set ADC1_IRQHandler,Default_Handler
242+
243+
.weak TIM1_BRK_UP_TRG_COM_IRQHandler
244+
.thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
245+
246+
.weak TIM1_CC_IRQHandler
247+
.thumb_set TIM1_CC_IRQHandler,Default_Handler
248+
249+
.weak TIM3_IRQHandler
250+
.thumb_set TIM3_IRQHandler,Default_Handler
251+
252+
.weak TIM14_IRQHandler
253+
.thumb_set TIM14_IRQHandler,Default_Handler
254+
255+
.weak TIM16_IRQHandler
256+
.thumb_set TIM16_IRQHandler,Default_Handler
257+
258+
.weak TIM17_IRQHandler
259+
.thumb_set TIM17_IRQHandler,Default_Handler
260+
261+
.weak I2C1_IRQHandler
262+
.thumb_set I2C1_IRQHandler,Default_Handler
263+
264+
.weak SPI1_IRQHandler
265+
.thumb_set SPI1_IRQHandler,Default_Handler
266+
267+
.weak USART1_IRQHandler
268+
.thumb_set USART1_IRQHandler,Default_Handler
269+
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

0 commit comments

Comments
 (0)