-
1.3
- Address inaccuracies in the simulated floating point instructions.
- Implement Default-NaN floating point mode.
- Introduce
UseScratchRegisterScope
for controlling the use of temporary registers. - Enable building VIXL on 32-bit hosts.
- Other small bug fixes and improvements.
-
1.2
- Added support for
fmadd
,fnmadd
,fnmsub
,fminnm
,fmaxnm
,frinta
,fcvtau
andfcvtas
. - Added support for assembling and disassembling
isb
,dsb
anddmb
. - Added support for automatic inversion of compare instructions when using negative immediates.
- Added support for using
movn
when generating immediates. - Added explicit flag-setting 'S' instructions, and removed
SetFlags
andLeaveFlags
arguments. - Added support for
Movk
in macro assembler. - Added support for W register parameters to
Tbz
andTbnz
. - Added support for using immediate operands with
Csel
. - Added new debugger syntax for memory inspection.
- Fixed
smull
,fmsub
andsdiv
simulation. - Fixed sign extension for W->X conversions using
sxtb
,sxth
andsxtw
. - Prevented code generation for certain side-effect free operations,
such as
add r, r, #0
, in the macro assembler. - Other small bug fixes.
- Added support for
-
1.1
- Improved robustness of instruction decoder and disassembler.
- Added support for double-to-float conversions using
fcvt
. - Added support for more fixed-point to floating-point conversions (
ucvtf
andscvtf
). - Added instruction statistics collection class
instrument-a64.cc
.
-
1.0
- Initial release.