File tree Expand file tree Collapse file tree
Expand file tree Collapse file tree Original file line number Diff line number Diff line change @@ -112,7 +112,7 @@ def main(q):
112112 args = sys .argv
113113 if len (args ) < 2 :
114114 print ("No n64 rom file provided." )
115- # filename_arg = f"system-tests/CPULW .N64"
115+ filename_arg = f"system-tests/DMAAlignment-PI-ROM-FROM_large_6 .N64"
116116 elif len (args ) == 2 :
117117 filename_arg = args [1 ]
118118
@@ -242,15 +242,15 @@ def main(q):
242242
243243 if cpu .get_op () == 1000000 :
244244 None
245- if cpu .get_op () % 0x17D6C2 == 0 :
246- if cpu .memory .VI .currentHalflines < cpu .memory .VI .numHalflines :
247- cpu .memory .VI .registers ._registers ['vi_v_current_reg' ] = (cpu .memory .VI .currentHalflines << 1 )
248- cpu .memory .VI .currentHalflines += 1
249- #image_queue.put(None)
250-
251- cpu .memory .VI .render (cpu .memory )
252- image_queue .put (cpu .memory .VI .render (cpu .memory ))
253- cpu .memory .VI .currentHalflines = 0
245+ if cpu .get_op () % 0x174B * 262 == 0 :
246+ # if cpu.memory.VI.currentHalflines < cpu.memory.VI.numHalflines:
247+ cpu .memory .VI .registers ._registers ['vi_v_current_reg' ] = (cpu .memory .VI .currentHalflines << 1 )
248+ cpu .memory .VI .currentHalflines += 1
249+ #image_queue.put(None)
250+
251+ cpu .memory .VI .render (cpu .memory )
252+ image_queue .put (cpu .memory .VI .render (cpu .memory ))
253+ cpu .memory .VI .currentHalflines = 0
254254
255255 if (cpu .memory .VI .registers ._registers ['vi_v_current_reg' ] & 0x3FE ) >= cpu .memory .VI .registers ._registers ['vi_v_intr' ]:
256256 cpu .memory .mi .set_bit ('MI_INTR_REG' , 3 )
You can’t perform that action at this time.
0 commit comments