We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
2 parents 5df2b90 + 87fe8d1 commit f41973bCopy full SHA for f41973b
1 file changed
README.md
@@ -41,10 +41,14 @@ BFloat16 uses the following layout :
41
42
## Releases
43
44
-`v1.0` bfloat16 adder: dual path architecture, no subnormal support, nan/inf support
+**`v1.0`** bfloat16 adder: dual path architecture, no subnormal support, nan/inf support
45
46
-`v2.0`: bfloat16 adder: dual path architecture, no subnormal support, no nan/inf support
+**`v2.0`** bfloat16 adder: dual path architecture, no subnormal support, no nan/inf support
47
48
+##### `v3.0`
49
+- bfloat16 adder: dual path architecture, no subnormal support, no nan/inf support
50
+- bfloat16 multiplier: no subnormal support, no nan/inf support
51
+
52
## Testing
53
54
This codebase supports using both the `verilator`(default) and `icarus verilog`
0 commit comments